blob: 4f564a703f37dbbc9a5ebd8e5ae8de16bc7c1c0a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
From 1e98517ffe9c7a8370f0c02f38f88c346eb18682 Mon Sep 17 00:00:00 2001
From: Ken Wang <Ken.Wang@amd.com>
Date: Tue, 24 Oct 2017 12:26:05 +0800
Subject: [PATCH 2035/4131] drm/amdgpu: correct reference clock value on vega10
Change-Id: I568c5553e276c33c6db418412e663bf9f358e748
Signed-off-by: Ken Wang <Ken.Wang@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
---
drivers/gpu/drm/amd/amdgpu/soc15.c | 5 +----
1 file changed, 1 insertion(+), 4 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/soc15.c b/drivers/gpu/drm/amd/amdgpu/soc15.c
index e8263fe..40767fd 100644
--- a/drivers/gpu/drm/amd/amdgpu/soc15.c
+++ b/drivers/gpu/drm/amd/amdgpu/soc15.c
@@ -279,10 +279,7 @@ static void soc15_init_golden_registers(struct amdgpu_device *adev)
}
static u32 soc15_get_xclk(struct amdgpu_device *adev)
{
- if (adev->asic_type == CHIP_VEGA10)
- return 27000;
- else
- return adev->clock.spll.reference_freq;
+ return adev->clock.spll.reference_freq;
}
--
2.7.4
|
