blob: 2fa579b65032826a38c69a11146f44592d32030c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
From 1bc75e89d55e6a84a2657e9744156ba1d2c02f2f Mon Sep 17 00:00:00 2001
From: Rex Zhu <Rex.Zhu@amd.com>
Date: Fri, 2 Mar 2018 18:41:41 +0800
Subject: [PATCH 3665/4131] drm/amd/pp: Fix incorrect return value in
smu7_check_clk_voltage_valid
Change-Id: Iec8c01484b8c758a45e10632fbd7b4830a95d1d6
Reviewed-by: Evan Quan <evan.quan@amd.com>
Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
---
drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c b/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
index 69a6731..255b736 100644
--- a/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
+++ b/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
@@ -4769,7 +4769,7 @@ static bool smu7_check_clk_voltage_valid(struct pp_hwmgr *hwmgr,
struct phm_ppt_v1_clock_voltage_dependency_table *dep_sclk_table;
if (table_info == NULL)
- return -EINVAL;
+ return false;
dep_sclk_table = table_info->vdd_dep_on_sclk;
min_vddc = dep_sclk_table->entries[0].vddc;
--
2.7.4
|
