blob: 1e6225d828a1080e3a62bd16303952984b2f25e1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
From 79cf96f086ba59951534cbbbea16a018fdd01f2b Mon Sep 17 00:00:00 2001
From: Vitaly Prosyak <vitaly.prosyak@amd.com>
Date: Tue, 5 Sep 2017 15:58:37 -0500
Subject: [PATCH 2377/4131] drm/amd/display: Update DPP registers
Signed-off-by: Vitaly Prosyak <vitaly.prosyak@amd.com>
Reviewed-by: Charlene Liu <Charlene.Liu@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Harry Wentland <Harry.Wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
---
drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dpp.h | 18 ++++++------------
1 file changed, 6 insertions(+), 12 deletions(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dpp.h b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dpp.h
index 34e5019..afe9d8f 100644
--- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dpp.h
+++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dpp.h
@@ -742,17 +742,11 @@
type CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G; \
type CM_SHAPER_RAMB_EXP_REGION_START_R; \
type CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R; \
- type CM_SHAPER_RAMB_EXP_REGION_LINEAR_SLOPE_B; \
- type CM_SHAPER_RAMB_EXP_REGION_LINEAR_SLOPE_G; \
- type CM_SHAPER_RAMB_EXP_REGION_LINEAR_SLOPE_R; \
type CM_SHAPER_RAMB_EXP_REGION_END_B; \
- type CM_SHAPER_RAMB_EXP_REGION_END_SLOPE_B; \
type CM_SHAPER_RAMB_EXP_REGION_END_BASE_B; \
type CM_SHAPER_RAMB_EXP_REGION_END_G; \
- type CM_SHAPER_RAMB_EXP_REGION_END_SLOPE_G; \
type CM_SHAPER_RAMB_EXP_REGION_END_BASE_G; \
type CM_SHAPER_RAMB_EXP_REGION_END_R; \
- type CM_SHAPER_RAMB_EXP_REGION_END_SLOPE_R; \
type CM_SHAPER_RAMB_EXP_REGION_END_BASE_R; \
type CM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET; \
type CM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS; \
@@ -828,17 +822,11 @@
type CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G; \
type CM_SHAPER_RAMA_EXP_REGION_START_R; \
type CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R; \
- type CM_SHAPER_RAMA_EXP_REGION_LINEAR_SLOPE_B; \
- type CM_SHAPER_RAMA_EXP_REGION_LINEAR_SLOPE_G; \
- type CM_SHAPER_RAMA_EXP_REGION_LINEAR_SLOPE_R; \
type CM_SHAPER_RAMA_EXP_REGION_END_B; \
- type CM_SHAPER_RAMA_EXP_REGION_END_SLOPE_B; \
type CM_SHAPER_RAMA_EXP_REGION_END_BASE_B; \
type CM_SHAPER_RAMA_EXP_REGION_END_G; \
- type CM_SHAPER_RAMA_EXP_REGION_END_SLOPE_G; \
type CM_SHAPER_RAMA_EXP_REGION_END_BASE_G; \
type CM_SHAPER_RAMA_EXP_REGION_END_R; \
- type CM_SHAPER_RAMA_EXP_REGION_END_SLOPE_R; \
type CM_SHAPER_RAMA_EXP_REGION_END_BASE_R; \
type CM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET; \
type CM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS; \
@@ -1160,6 +1148,9 @@ struct dcn_dpp_registers {
uint32_t CM_SHAPER_RAMB_START_CNTL_B;
uint32_t CM_SHAPER_RAMB_START_CNTL_G;
uint32_t CM_SHAPER_RAMB_START_CNTL_R;
+ uint32_t CM_SHAPER_RAMB_END_CNTL_B;
+ uint32_t CM_SHAPER_RAMB_END_CNTL_G;
+ uint32_t CM_SHAPER_RAMB_END_CNTL_R;
uint32_t CM_SHAPER_RAMB_REGION_0_1;
uint32_t CM_SHAPER_RAMB_REGION_2_3;
uint32_t CM_SHAPER_RAMB_REGION_4_5;
@@ -1180,6 +1171,9 @@ struct dcn_dpp_registers {
uint32_t CM_SHAPER_RAMA_START_CNTL_B;
uint32_t CM_SHAPER_RAMA_START_CNTL_G;
uint32_t CM_SHAPER_RAMA_START_CNTL_R;
+ uint32_t CM_SHAPER_RAMA_END_CNTL_B;
+ uint32_t CM_SHAPER_RAMA_END_CNTL_G;
+ uint32_t CM_SHAPER_RAMA_END_CNTL_R;
uint32_t CM_SHAPER_RAMA_REGION_0_1;
uint32_t CM_SHAPER_RAMA_REGION_2_3;
uint32_t CM_SHAPER_RAMA_REGION_4_5;
--
2.7.4
|