1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
From c369f6509a42689a0a85d5713797812ee03fb0fc Mon Sep 17 00:00:00 2001
From: Avinash M N <avimn@amd.com>
Date: Thu, 21 Sep 2017 16:37:10 +0530
Subject: [PATCH 1115/4131] drm/amd/display: Fix pflip irq for fourth display
Signed-off-by: Avinash M N <avimn@amd.com>
---
drivers/gpu/drm/amd/display/dc/irq/dcn10/irq_service_dcn10.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/display/dc/irq/dcn10/irq_service_dcn10.c b/drivers/gpu/drm/amd/display/dc/irq/dcn10/irq_service_dcn10.c
index 7577e29..be59f0a 100644
--- a/drivers/gpu/drm/amd/display/dc/irq/dcn10/irq_service_dcn10.c
+++ b/drivers/gpu/drm/amd/display/dc/irq/dcn10/irq_service_dcn10.c
@@ -272,8 +272,8 @@ irq_source_info_dcn10[DAL_IRQ_SOURCES_NUMBER] = {
pflip_int_entry(1),
pflip_int_entry(2),
pflip_int_entry(3),
- [DC_IRQ_SOURCE_PFLIP4] = dummy_irq_entry(),
[DC_IRQ_SOURCE_PFLIP5] = dummy_irq_entry(),
+ [DC_IRQ_SOURCE_PFLIP6] = dummy_irq_entry(),
[DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
gpio_pad_int_entry(0),
gpio_pad_int_entry(1),
--
2.7.4
|
