aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3775-drm-amdgpu-support-pcie-bif-ras-query-and-inject.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3775-drm-amdgpu-support-pcie-bif-ras-query-and-inject.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3775-drm-amdgpu-support-pcie-bif-ras-query-and-inject.patch41
1 files changed, 41 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3775-drm-amdgpu-support-pcie-bif-ras-query-and-inject.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3775-drm-amdgpu-support-pcie-bif-ras-query-and-inject.patch
new file mode 100644
index 00000000..8b5b928a
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3775-drm-amdgpu-support-pcie-bif-ras-query-and-inject.patch
@@ -0,0 +1,41 @@
+From 78d03b0335b485cff0ebbf57126442a1d9122ba7 Mon Sep 17 00:00:00 2001
+From: Guchun Chen <guchun.chen@amd.com>
+Date: Wed, 11 Sep 2019 11:07:15 +0800
+Subject: [PATCH 3775/4256] drm/amdgpu: support pcie bif ras query and inject
+
+Call pcie bif ras query/inject in amdgpu ras.
+
+Change-Id: Idf5021edf21e704314338aa2e8b0671e4d622d1d
+Signed-off-by: Tao Zhou <tao.zhou1@amd.com>
+Signed-off-by: Guchun Chen <guchun.chen@amd.com>
+Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c | 5 +++++
+ 1 file changed, 5 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c
+index 84ca13b9d42e..5f06f1e645c7 100644
+--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c
++++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c
+@@ -654,6 +654,10 @@ int amdgpu_ras_error_query(struct amdgpu_device *adev,
+ if (adev->mmhub_funcs->query_ras_error_count)
+ adev->mmhub_funcs->query_ras_error_count(adev, &err_data);
+ break;
++ case AMDGPU_RAS_BLOCK__PCIE_BIF:
++ if (adev->nbio.funcs->query_ras_error_count)
++ adev->nbio.funcs->query_ras_error_count(adev, &err_data);
++ break;
+ default:
+ break;
+ }
+@@ -703,6 +707,7 @@ int amdgpu_ras_error_inject(struct amdgpu_device *adev,
+ case AMDGPU_RAS_BLOCK__UMC:
+ case AMDGPU_RAS_BLOCK__MMHUB:
+ case AMDGPU_RAS_BLOCK__XGMI_WAFL:
++ case AMDGPU_RAS_BLOCK__PCIE_BIF:
+ ret = psp_ras_trigger_error(&adev->psp, &block_info);
+ break;
+ default:
+--
+2.17.1
+