aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2914-drm-amdgpu-skip-pasid-mapping-for-second-mmhub-on-Ar.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2914-drm-amdgpu-skip-pasid-mapping-for-second-mmhub-on-Ar.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2914-drm-amdgpu-skip-pasid-mapping-for-second-mmhub-on-Ar.patch33
1 files changed, 33 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2914-drm-amdgpu-skip-pasid-mapping-for-second-mmhub-on-Ar.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2914-drm-amdgpu-skip-pasid-mapping-for-second-mmhub-on-Ar.patch
new file mode 100644
index 00000000..381bdd9a
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2914-drm-amdgpu-skip-pasid-mapping-for-second-mmhub-on-Ar.patch
@@ -0,0 +1,33 @@
+From d7ec7d30389e8dedec253682bcac65fdd5900ba2 Mon Sep 17 00:00:00 2001
+From: Le Ma <le.ma@amd.com>
+Date: Tue, 11 Sep 2018 13:11:28 +0800
+Subject: [PATCH 2914/2940] drm/amdgpu: skip pasid mapping for second mmhub on
+ Arcturus
+
+There's no LUT register for second mmhub to convert pasid since it has no ATC.
+
+Signed-off-by: Le Ma <le.ma@amd.com>
+Reviewed-by: Feifei Xu <Feifei.Xu@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 4 ++++
+ 1 file changed, 4 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
+index ebc95c743733..6ff53046fddd 100644
+--- a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
+@@ -485,6 +485,10 @@ static void gmc_v9_0_emit_pasid_mapping(struct amdgpu_ring *ring, unsigned vmid,
+ struct amdgpu_device *adev = ring->adev;
+ uint32_t reg;
+
++ /* Do nothing because there's no lut register for mmhub1. */
++ if (ring->funcs->vmhub == AMDGPU_MMHUB_1)
++ return;
++
+ if (ring->funcs->vmhub == AMDGPU_GFXHUB_0)
+ reg = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT) + vmid;
+ else
+--
+2.17.1
+