aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2423-drm-amdgpu-initialize-THM-CLK-IP-registers-base-addr.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2423-drm-amdgpu-initialize-THM-CLK-IP-registers-base-addr.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2423-drm-amdgpu-initialize-THM-CLK-IP-registers-base-addr.patch28
1 files changed, 28 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2423-drm-amdgpu-initialize-THM-CLK-IP-registers-base-addr.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2423-drm-amdgpu-initialize-THM-CLK-IP-registers-base-addr.patch
new file mode 100644
index 00000000..767fa39d
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/2423-drm-amdgpu-initialize-THM-CLK-IP-registers-base-addr.patch
@@ -0,0 +1,28 @@
+From e54c573afff15a0b3c9bb10f594aa965e52bbdb8 Mon Sep 17 00:00:00 2001
+From: Hawking Zhang <Hawking.Zhang@amd.com>
+Date: Sat, 15 Jun 2019 23:14:30 +0800
+Subject: [PATCH 2423/2940] drm/amdgpu: initialize THM & CLK IP registers base
+ address
+
+Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/navi10_reg_init.c | 2 ++
+ 1 file changed, 2 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/navi10_reg_init.c b/drivers/gpu/drm/amd/amdgpu/navi10_reg_init.c
+index 8cd4568c07ee..55014ce8670a 100644
+--- a/drivers/gpu/drm/amd/amdgpu/navi10_reg_init.c
++++ b/drivers/gpu/drm/amd/amdgpu/navi10_reg_init.c
+@@ -58,6 +58,8 @@ int navi10_reg_base_init(struct amdgpu_device *adev)
+ adev->reg_offset[SDMA0_HWIP][i] = (uint32_t *)(&(GC_BASE.instance[i]));
+ adev->reg_offset[SDMA1_HWIP][i] = (uint32_t *)(&(GC_BASE.instance[i]));
+ adev->reg_offset[SMUIO_HWIP][i] = (uint32_t *)(&(SMUIO_BASE.instance[i]));
++ adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i]));
++ adev->reg_offset[CLK_HWIP][i] = (uint32_t *)(&(CLK_BASE.instance[i]));
+ }
+
+ return 0;
+--
+2.17.1
+