aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1945-drm-amd-powerpaly-force-to-update-all-clock-tables-o.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1945-drm-amd-powerpaly-force-to-update-all-clock-tables-o.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1945-drm-amd-powerpaly-force-to-update-all-clock-tables-o.patch33
1 files changed, 33 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1945-drm-amd-powerpaly-force-to-update-all-clock-tables-o.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1945-drm-amd-powerpaly-force-to-update-all-clock-tables-o.patch
new file mode 100644
index 00000000..7be8184f
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1945-drm-amd-powerpaly-force-to-update-all-clock-tables-o.patch
@@ -0,0 +1,33 @@
+From ba44c5528632fcdbc0efbfdbada550e60d308e96 Mon Sep 17 00:00:00 2001
+From: Evan Quan <evan.quan@amd.com>
+Date: Wed, 8 May 2019 13:55:21 +0800
+Subject: [PATCH 1945/2940] drm/amd/powerpaly: force to update all clock tables
+ on OD reset
+
+On OD reset, the clock tables in SMU need to be reset to default.
+
+Change-Id: Ibefc6636a436404839d9db6fb52e738f102c413f
+Signed-off-by: Evan Quan <evan.quan@amd.com>
+Acked-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c | 4 ++++
+ 1 file changed, 4 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c b/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c
+index d40f2270d37a..8aef10facba1 100644
+--- a/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c
++++ b/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c
+@@ -5176,6 +5176,10 @@ static int vega10_odn_edit_dpm_table(struct pp_hwmgr *hwmgr,
+ memcpy(&(data->dpm_table), &(data->golden_dpm_table), sizeof(struct vega10_dpm_table));
+ vega10_odn_initial_default_setting(hwmgr);
+ vega10_odn_update_power_state(hwmgr);
++ /* force to update all clock tables */
++ data->need_update_dpm_table = DPMTABLE_UPDATE_SCLK |
++ DPMTABLE_UPDATE_MCLK |
++ DPMTABLE_UPDATE_SOCCLK;
+ return 0;
+ } else if (PP_OD_COMMIT_DPM_TABLE == type) {
+ vega10_check_dpm_table_updated(hwmgr);
+--
+2.17.1
+