aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1857-drm-amd-powerplay-enable-ppfeaturemask-module-parame.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1857-drm-amd-powerplay-enable-ppfeaturemask-module-parame.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1857-drm-amd-powerplay-enable-ppfeaturemask-module-parame.patch50
1 files changed, 50 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1857-drm-amd-powerplay-enable-ppfeaturemask-module-parame.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1857-drm-amd-powerplay-enable-ppfeaturemask-module-parame.patch
new file mode 100644
index 00000000..0156e3a3
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/1857-drm-amd-powerplay-enable-ppfeaturemask-module-parame.patch
@@ -0,0 +1,50 @@
+From fbb4e057b252e2842fc1b2bd1704760d24412e0c Mon Sep 17 00:00:00 2001
+From: Evan Quan <evan.quan@amd.com>
+Date: Mon, 29 Apr 2019 11:35:42 +0800
+Subject: [PATCH 1857/2940] drm/amd/powerplay: enable ppfeaturemask module
+ parameter support on Vega20
+
+Support DPM/DS/ULV related bitmasks of ppfeaturemask module parameter.
+
+Change-Id: I6b75becf8d39105189b30be41b58ec7d4425f356
+Signed-off-by: Evan Quan <evan.quan@amd.com>
+Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ .../drm/amd/powerplay/hwmgr/vega20_hwmgr.c | 21 +++++++++++++++++++
+ 1 file changed, 21 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/vega20_hwmgr.c b/drivers/gpu/drm/amd/powerplay/hwmgr/vega20_hwmgr.c
+index eb7002401587..d18f34d4a51e 100644
+--- a/drivers/gpu/drm/amd/powerplay/hwmgr/vega20_hwmgr.c
++++ b/drivers/gpu/drm/amd/powerplay/hwmgr/vega20_hwmgr.c
+@@ -97,6 +97,27 @@ static void vega20_set_default_registry_data(struct pp_hwmgr *hwmgr)
+ if (hwmgr->smu_version < 0x282100)
+ data->registry_data.disallowed_features |= FEATURE_ECC_MASK;
+
++ if (!(hwmgr->feature_mask & PP_PCIE_DPM_MASK))
++ data->registry_data.disallowed_features |= FEATURE_DPM_LINK_MASK;
++
++ if (!(hwmgr->feature_mask & PP_SCLK_DPM_MASK))
++ data->registry_data.disallowed_features |= FEATURE_DPM_GFXCLK_MASK;
++
++ if (!(hwmgr->feature_mask & PP_SOCCLK_DPM_MASK))
++ data->registry_data.disallowed_features |= FEATURE_DPM_SOCCLK_MASK;
++
++ if (!(hwmgr->feature_mask & PP_MCLK_DPM_MASK))
++ data->registry_data.disallowed_features |= FEATURE_DPM_UCLK_MASK;
++
++ if (!(hwmgr->feature_mask & PP_DCEFCLK_DPM_MASK))
++ data->registry_data.disallowed_features |= FEATURE_DPM_DCEFCLK_MASK;
++
++ if (!(hwmgr->feature_mask & PP_ULV_MASK))
++ data->registry_data.disallowed_features |= FEATURE_ULV_MASK;
++
++ if (!(hwmgr->feature_mask & PP_SCLK_DEEP_SLEEP_MASK))
++ data->registry_data.disallowed_features |= FEATURE_DS_GFXCLK_MASK;
++
+ data->registry_data.od_state_in_dc_support = 0;
+ data->registry_data.thermal_support = 1;
+ data->registry_data.skip_baco_hardware = 0;
+--
+2.17.1
+