aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/5751-Revert-drm-amdgpu-make-gfx9-enter-into-rlc-safe-mode.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/5751-Revert-drm-amdgpu-make-gfx9-enter-into-rlc-safe-mode.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/5751-Revert-drm-amdgpu-make-gfx9-enter-into-rlc-safe-mode.patch36
1 files changed, 36 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/5751-Revert-drm-amdgpu-make-gfx9-enter-into-rlc-safe-mode.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/5751-Revert-drm-amdgpu-make-gfx9-enter-into-rlc-safe-mode.patch
new file mode 100644
index 00000000..7f4bd6c4
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/5751-Revert-drm-amdgpu-make-gfx9-enter-into-rlc-safe-mode.patch
@@ -0,0 +1,36 @@
+From 824b82e5e9352acec85917a8e400e472f55a07d9 Mon Sep 17 00:00:00 2001
+From: Raveendra Talabattula <raveendra.talabattula@amd.com>
+Date: Thu, 10 Jan 2019 16:22:35 +0530
+Subject: [PATCH 5751/5758] Revert drm/amdgpu: make gfx9 enter into rlc safe
+ mode when set
+
+Signed-off-by: Raveendra Talabattula <raveendra.talabattula@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 4 ----
+ 1 file changed, 4 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+index ce4bb14..ac2a843 100644
+--- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+@@ -3605,8 +3605,6 @@ static void gfx_v9_0_update_medium_grain_clock_gating(struct amdgpu_device *adev
+ {
+ uint32_t data, def;
+
+- amdgpu_gfx_rlc_enter_safe_mode(adev);
+-
+ /* It is disabled by HW by default */
+ if (enable && (adev->cg_flags & AMD_CG_SUPPORT_GFX_MGCG)) {
+ /* 1 - RLC_CGTT_MGCG_OVERRIDE */
+@@ -3671,8 +3669,6 @@ static void gfx_v9_0_update_medium_grain_clock_gating(struct amdgpu_device *adev
+ WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data);
+ }
+ }
+-
+- amdgpu_gfx_rlc_exit_safe_mode(adev);
+ }
+
+ static void gfx_v9_0_update_3d_clock_gating(struct amdgpu_device *adev,
+--
+2.7.4
+