aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/4056-drm-amd-pp-Change-pstate_clk-frequency-unit-to-10KHz.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/4056-drm-amd-pp-Change-pstate_clk-frequency-unit-to-10KHz.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/4056-drm-amd-pp-Change-pstate_clk-frequency-unit-to-10KHz.patch30
1 files changed, 30 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/4056-drm-amd-pp-Change-pstate_clk-frequency-unit-to-10KHz.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/4056-drm-amd-pp-Change-pstate_clk-frequency-unit-to-10KHz.patch
new file mode 100644
index 00000000..b4121af3
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/4056-drm-amd-pp-Change-pstate_clk-frequency-unit-to-10KHz.patch
@@ -0,0 +1,30 @@
+From 6d7f6b211d184a16b31efc8132557ca0786f5f6d Mon Sep 17 00:00:00 2001
+From: Rex Zhu <Rex.Zhu@amd.com>
+Date: Fri, 20 Apr 2018 12:57:10 +0800
+Subject: [PATCH 4056/4131] drm/amd/pp: Change pstate_clk frequency unit to
+ 10KHz on Rv to keep consistent with other asics
+
+Reviewed-by: Evan Quan <evan.quan@amd.com>
+Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
+---
+ drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c | 4 ++--
+ 1 file changed, 2 insertions(+), 2 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c b/drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c
+index b1c3a7c..1c19cd9 100644
+--- a/drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c
++++ b/drivers/gpu/drm/amd/powerplay/hwmgr/smu10_hwmgr.c
+@@ -479,8 +479,8 @@ static int smu10_hwmgr_backend_init(struct pp_hwmgr *hwmgr)
+
+ hwmgr->platform_descriptor.minimumClocksReductionPercentage = 50;
+
+- hwmgr->pstate_sclk = SMU10_UMD_PSTATE_GFXCLK;
+- hwmgr->pstate_mclk = SMU10_UMD_PSTATE_FCLK;
++ hwmgr->pstate_sclk = SMU10_UMD_PSTATE_GFXCLK * 100;
++ hwmgr->pstate_mclk = SMU10_UMD_PSTATE_FCLK * 100;
+
+ return result;
+ }
+--
+2.7.4
+