aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3870-drm-amdgpu-gmc9-add-vega12-support.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3870-drm-amdgpu-gmc9-add-vega12-support.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3870-drm-amdgpu-gmc9-add-vega12-support.patch44
1 files changed, 44 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3870-drm-amdgpu-gmc9-add-vega12-support.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3870-drm-amdgpu-gmc9-add-vega12-support.patch
new file mode 100644
index 00000000..cf2d57ce
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3870-drm-amdgpu-gmc9-add-vega12-support.patch
@@ -0,0 +1,44 @@
+From 9e380236c0710c74636c9934a6395f91e27d74b0 Mon Sep 17 00:00:00 2001
+From: Alex Deucher <alexander.deucher@amd.com>
+Date: Tue, 13 Mar 2018 20:25:08 -0500
+Subject: [PATCH 3870/4131] drm/amdgpu/gmc9: add vega12 support
+
+Same as vega10.
+
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+Reviewed-by: Feifei Xu <Feifei.Xu@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 3 +++
+ 1 file changed, 3 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
+index 8e4ddf6..aab0bfa 100644
+--- a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
+@@ -791,6 +791,7 @@ static int gmc_v9_0_mc_init(struct amdgpu_device *adev)
+ if (amdgpu_gart_size == -1) {
+ switch (adev->asic_type) {
+ case CHIP_VEGA10: /* all engines support GPUVM */
++ case CHIP_VEGA12: /* all engines support GPUVM */
+ default:
+ adev->gmc.gart_size = 512ULL << 20;
+ break;
+@@ -849,6 +850,7 @@ static int gmc_v9_0_sw_init(void *handle)
+ }
+ break;
+ case CHIP_VEGA10:
++ case CHIP_VEGA12:
+ /*
+ * To fulfill 4-level page support,
+ * vm size is 256TB (48bit), maximum size of Vega10,
+@@ -957,6 +959,7 @@ static void gmc_v9_0_init_golden_registers(struct amdgpu_device *adev)
+
+ switch (adev->asic_type) {
+ case CHIP_VEGA10:
++ case CHIP_VEGA12:
+ soc15_program_register_sequence(adev,
+ golden_settings_mmhub_1_0_0,
+ ARRAY_SIZE(golden_settings_mmhub_1_0_0));
+--
+2.7.4
+