aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3638-drm-amd-display-Add-regamma-lut-write-mask-to-SOC-ba.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3638-drm-amd-display-Add-regamma-lut-write-mask-to-SOC-ba.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3638-drm-amd-display-Add-regamma-lut-write-mask-to-SOC-ba.patch31
1 files changed, 31 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3638-drm-amd-display-Add-regamma-lut-write-mask-to-SOC-ba.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3638-drm-amd-display-Add-regamma-lut-write-mask-to-SOC-ba.patch
new file mode 100644
index 00000000..5778c10d
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3638-drm-amd-display-Add-regamma-lut-write-mask-to-SOC-ba.patch
@@ -0,0 +1,31 @@
+From f3dbed84c43e8370643e6a244e0294a479abe645 Mon Sep 17 00:00:00 2001
+From: "Leo (Sunpeng) Li" <sunpeng.li@amd.com>
+Date: Tue, 20 Feb 2018 13:30:47 -0500
+Subject: [PATCH 3638/4131] drm/amd/display: Add regamma lut write mask to SOC
+ base
+
+Mask and shift values for DCP0_REGAMMA_LUT_WRITE_EN_MASK were missing
+from XFM_COMMON_MASK_SH_LIST_SOC_BASE. Add it.
+
+Signed-off-by: Leo (Sunpeng) Li <sunpeng.li@amd.com>
+Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
+Acked-by: Harry Wentland <harry.wentland@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/dce/dce_transform.h | 1 +
+ 1 file changed, 1 insertion(+)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_transform.h b/drivers/gpu/drm/amd/display/dc/dce/dce_transform.h
+index bfc94b4..948281d 100644
+--- a/drivers/gpu/drm/amd/display/dc/dce/dce_transform.h
++++ b/drivers/gpu/drm/amd/display/dc/dce/dce_transform.h
+@@ -248,6 +248,7 @@
+ XFM_SF(DCP0_REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET, mask_sh),\
+ XFM_SF(DCP0_REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\
+ XFM_SF(DCP0_REGAMMA_CONTROL, GRPH_REGAMMA_MODE, mask_sh),\
++ XFM_SF(DCP0_REGAMMA_LUT_WRITE_EN_MASK, REGAMMA_LUT_WRITE_EN_MASK, mask_sh),\
+ XFM_SF(SCL0_SCL_MODE, SCL_MODE, mask_sh), \
+ XFM_SF(SCL0_SCL_TAP_CONTROL, SCL_H_NUM_OF_TAPS, mask_sh), \
+ XFM_SF(SCL0_SCL_TAP_CONTROL, SCL_V_NUM_OF_TAPS, mask_sh), \
+--
+2.7.4
+