aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3121-drm-amd-display-disablePSR-in-UpdatePlanes-in-Passiv.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3121-drm-amd-display-disablePSR-in-UpdatePlanes-in-Passiv.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3121-drm-amd-display-disablePSR-in-UpdatePlanes-in-Passiv.patch30
1 files changed, 30 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3121-drm-amd-display-disablePSR-in-UpdatePlanes-in-Passiv.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3121-drm-amd-display-disablePSR-in-UpdatePlanes-in-Passiv.patch
new file mode 100644
index 00000000..9174b56d
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/3121-drm-amd-display-disablePSR-in-UpdatePlanes-in-Passiv.patch
@@ -0,0 +1,30 @@
+From 2f9db66dabf19a61344bb458d4d3230f79f40935 Mon Sep 17 00:00:00 2001
+From: Charlene Liu <charlene.liu@amd.com>
+Date: Fri, 29 Dec 2017 19:11:58 -0500
+Subject: [PATCH 3121/4131] drm/amd/display: disablePSR in UpdatePlanes in
+ PassiveLevel
+
+Signed-off-by: Charlene Liu <charlene.liu@amd.com>
+Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
+Acked-by: Harry Wentland <harry.wentland@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c | 3 +++
+ 1 file changed, 3 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c b/drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c
+index f663adb..48e21ea 100644
+--- a/drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c
++++ b/drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c
+@@ -521,6 +521,9 @@ static void dcn10_dmcu_set_psr_enable(struct dmcu *dmcu, bool enable, bool wait)
+ if (dmcu->dmcu_state != DMCU_RUNNING)
+ return;
+
++ dcn10_get_dmcu_psr_state(dmcu, &psr_state);
++ if (psr_state == 0 && !enable)
++ return;
+ /* waitDMCUReadyForCmd */
+ REG_WAIT(MASTER_COMM_CNTL_REG, MASTER_COMM_INTERRUPT, 0,
+ dmcu_wait_reg_ready_interval,
+--
+2.7.4
+