aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2909-drm-amd-display-Refine-update-flags-usage-in-update_.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2909-drm-amd-display-Refine-update-flags-usage-in-update_.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2909-drm-amd-display-Refine-update-flags-usage-in-update_.patch42
1 files changed, 42 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2909-drm-amd-display-Refine-update-flags-usage-in-update_.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2909-drm-amd-display-Refine-update-flags-usage-in-update_.patch
new file mode 100644
index 00000000..2cf3202e
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2909-drm-amd-display-Refine-update-flags-usage-in-update_.patch
@@ -0,0 +1,42 @@
+From 8804a1481da1d768a900664c944b6c9ba88c10b6 Mon Sep 17 00:00:00 2001
+From: Andrew Jiang <Andrew.Jiang@amd.com>
+Date: Tue, 21 Nov 2017 15:59:42 -0500
+Subject: [PATCH 2909/4131] drm/amd/display: Refine update flags usage in
+ update_dchubp_dpp
+
+- Only update DPP clock if it's a full update.
+- Program viewport on position change. This caused SLS regressions.
+
+Signed-off-by: Andrew Jiang <Andrew.Jiang@amd.com>
+Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
+Acked-by: Harry Wentland <harry.wentland@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c | 5 +++--
+ 1 file changed, 3 insertions(+), 2 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
+index e9ecbcb..7846534 100644
+--- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
++++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
+@@ -1726,7 +1726,7 @@ static void update_dchubp_dpp(
+ union plane_size size = plane_state->plane_size;
+
+ /* depends on DML calculation, DPP clock value may change dynamically */
+- if (pipe_ctx->plane_state->update_flags.raw != 0) {
++ if (plane_state->update_flags.bits.full_update) {
+ enable_dppclk(
+ dc->hwseq,
+ pipe_ctx->pipe_idx,
+@@ -1770,7 +1770,8 @@ static void update_dchubp_dpp(
+ }
+
+ if (plane_state->update_flags.bits.full_update ||
+- plane_state->update_flags.bits.scaling_change) {
++ plane_state->update_flags.bits.scaling_change ||
++ plane_state->update_flags.bits.position_change) {
+ hubp->funcs->mem_program_viewport(
+ hubp,
+ &pipe_ctx->plane_res.scl_data.viewport,
+--
+2.7.4
+