aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2779-drm-amd-display-fix-refclk-conversion-from-khz-int-t.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2779-drm-amd-display-fix-refclk-conversion-from-khz-int-t.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2779-drm-amd-display-fix-refclk-conversion-from-khz-int-t.patch30
1 files changed, 30 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2779-drm-amd-display-fix-refclk-conversion-from-khz-int-t.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2779-drm-amd-display-fix-refclk-conversion-from-khz-int-t.patch
new file mode 100644
index 00000000..499b6c7f
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2779-drm-amd-display-fix-refclk-conversion-from-khz-int-t.patch
@@ -0,0 +1,30 @@
+From 4462f323f1a484601d23a1e41746b78da3f2c98d Mon Sep 17 00:00:00 2001
+From: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
+Date: Thu, 9 Nov 2017 15:05:52 -0500
+Subject: [PATCH 2779/4131] drm/amd/display: fix refclk conversion from khz int
+ to mhz float
+
+Signed-off-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
+Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
+Acked-by: Harry Wentland <harry.wentland@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
+index 88a004c..b6b0872 100644
+--- a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
++++ b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
+@@ -432,7 +432,7 @@ static void dcn_bw_calc_rq_dlg_ttu(
+ input.clks_cfg.dcfclk_mhz = v->dcfclk;
+ input.clks_cfg.dispclk_mhz = v->dispclk;
+ input.clks_cfg.dppclk_mhz = v->dppclk;
+- input.clks_cfg.refclk_mhz = dc->res_pool->ref_clock_inKhz/1000;
++ input.clks_cfg.refclk_mhz = dc->res_pool->ref_clock_inKhz / 1000.0;
+ input.clks_cfg.socclk_mhz = v->socclk;
+ input.clks_cfg.voltage = v->voltage_level;
+ // dc->dml.logger = pool->base.logger;
+--
+2.7.4
+