aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2545-drm-amd-display-group-DCN-watermark-registers.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2545-drm-amd-display-group-DCN-watermark-registers.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2545-drm-amd-display-group-DCN-watermark-registers.patch63
1 files changed, 63 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2545-drm-amd-display-group-DCN-watermark-registers.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2545-drm-amd-display-group-DCN-watermark-registers.patch
new file mode 100644
index 00000000..ffe83147
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2545-drm-amd-display-group-DCN-watermark-registers.patch
@@ -0,0 +1,63 @@
+From 95e8abb0aff75135bed315651f96f8e8eaf42f8d Mon Sep 17 00:00:00 2001
+From: Eric Bernstein <eric.bernstein@amd.com>
+Date: Wed, 4 Oct 2017 16:56:27 -0400
+Subject: [PATCH 2545/4131] drm/amd/display: group DCN watermark registers
+
+Signed-off-by: Eric Bernstein <eric.bernstein@amd.com>
+Reviewed-by: Charlene Liu <Charlene.Liu@amd.com>
+Acked-by: Harry Wentland <Harry.Wentland@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/dce/dce_hwseq.h | 19 +++++++++++--------
+ 1 file changed, 11 insertions(+), 8 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_hwseq.h b/drivers/gpu/drm/amd/display/dc/dce/dce_hwseq.h
+index 9a04b87..5250615 100644
+--- a/drivers/gpu/drm/amd/display/dc/dce/dce_hwseq.h
++++ b/drivers/gpu/drm/amd/display/dc/dce/dce_hwseq.h
+@@ -163,23 +163,15 @@
+ SR(REFCLK_CNTL), \
+ SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A),\
+ SR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A),\
+- SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A),\
+- SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A),\
+ SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A),\
+ SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B),\
+ SR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B),\
+- SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B),\
+- SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B),\
+ SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B),\
+ SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C),\
+ SR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C),\
+- SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C),\
+- SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C),\
+ SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C),\
+ SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D),\
+ SR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D),\
+- SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D),\
+- SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D),\
+ SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D),\
+ SR(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL),\
+ SR(DCHUBBUB_ARB_DRAM_STATE_CNTL),\
+@@ -207,8 +199,19 @@
+ MMHUB_SR(MC_VM_SYSTEM_APERTURE_LOW_ADDR),\
+ MMHUB_SR(MC_VM_SYSTEM_APERTURE_HIGH_ADDR)
+
++#define HWSEQ_SR_WATERMARK_REG_LIST()\
++ SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A),\
++ SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A),\
++ SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B),\
++ SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B),\
++ SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C),\
++ SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C),\
++ SR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D),\
++ SR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D)
++
+ #define HWSEQ_DCN1_REG_LIST()\
+ HWSEQ_DCN_REG_LIST(), \
++ HWSEQ_SR_WATERMARK_REG_LIST(), \
+ HWSEQ_PIXEL_RATE_REG_LIST(OTG), \
+ HWSEQ_PHYPLL_REG_LIST(OTG), \
+ SR(DCHUBBUB_SDPIF_FB_TOP),\
+--
+2.7.4
+