aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2503-drm-amd-display-fix-bug-in-force_single_disp_pipe_sp.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2503-drm-amd-display-fix-bug-in-force_single_disp_pipe_sp.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2503-drm-amd-display-fix-bug-in-force_single_disp_pipe_sp.patch38
1 files changed, 38 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2503-drm-amd-display-fix-bug-in-force_single_disp_pipe_sp.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2503-drm-amd-display-fix-bug-in-force_single_disp_pipe_sp.patch
new file mode 100644
index 00000000..7ed97d0b
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2503-drm-amd-display-fix-bug-in-force_single_disp_pipe_sp.patch
@@ -0,0 +1,38 @@
+From b4076fdda5a4f35c60cab965802c6afa85acd2cb Mon Sep 17 00:00:00 2001
+From: Tony Cheng <tony.cheng@amd.com>
+Date: Tue, 26 Sep 2017 10:16:34 -0400
+Subject: [PATCH 2503/4131] drm/amd/display: fix bug in
+ force_single_disp_pipe_split
+
+should only lower dpp clock.
+
+Signed-off-by: Tony Cheng <tony.cheng@amd.com>
+Reviewed-by: Yongqiang Sun <yongqiang.sun@amd.com>
+Acked-by: Harry Wentland <Harry.Wentland@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c | 5 ++++-
+ 1 file changed, 4 insertions(+), 1 deletion(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
+index aa56243..cf474eb 100644
+--- a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
++++ b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
+@@ -732,11 +732,14 @@ void hack_disable_optional_pipe_split(struct dcn_bw_internal_vars *v)
+ void hack_force_pipe_split(struct dcn_bw_internal_vars *v,
+ unsigned int pixel_rate_khz)
+ {
++ float pixel_rate_mhz = pixel_rate_khz / 1000;
++
+ /*
+ * force enabling pipe split by lower dpp clock for DPM0 to just
+ * below the specify pixel_rate, so bw calc would split pipe.
+ */
+- v->max_dppclk[0] = pixel_rate_khz / 1000;
++ if (pixel_rate_mhz < v->max_dppclk[0])
++ v->max_dppclk[0] = pixel_rate_mhz;
+ }
+
+ void hack_bounding_box(struct dcn_bw_internal_vars *v,
+--
+2.7.4
+