aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2481-drm-amd-display-set-cp25201-to-use-TPS4.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2481-drm-amd-display-set-cp25201-to-use-TPS4.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2481-drm-amd-display-set-cp25201-to-use-TPS4.patch57
1 files changed, 57 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2481-drm-amd-display-set-cp25201-to-use-TPS4.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2481-drm-amd-display-set-cp25201-to-use-TPS4.patch
new file mode 100644
index 00000000..b974bca6
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2481-drm-amd-display-set-cp25201-to-use-TPS4.patch
@@ -0,0 +1,57 @@
+From 7b1edf5200a14e04821abb7fa93c628982f6d105 Mon Sep 17 00:00:00 2001
+From: Wenjing Liu <Wenjing.Liu@amd.com>
+Date: Thu, 14 Sep 2017 18:50:32 -0400
+Subject: [PATCH 2481/4131] drm/amd/display: set cp25201 to use TPS4
+
+[Description]
+hbr2 compliance eye output is unstable
+(toggling on and off) with debugger break.
+This caueses intermittent PHY automation failure.
+Need to look into the root cause later
+
+Signed-off-by: Wenjing Liu <Wenjing.Liu@amd.com>
+Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
+Acked-by: Harry Wentland <Harry.Wentland@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c | 16 ++++++++++++++--
+ 1 file changed, 14 insertions(+), 2 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c b/drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c
+index b735782..ced4248 100644
+--- a/drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c
++++ b/drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c
+@@ -1700,6 +1700,12 @@ static void dp_test_send_link_training(struct dc_link *link)
+ dp_retrain_link_dp_test(link, &link_settings, false);
+ }
+
++/* TODO hbr2 compliance eye output is unstable
++ * (toggling on and off) with debugger break
++ * This caueses intermittent PHY automation failure
++ * Need to look into the root cause */
++static uint8_t force_tps4_for_cp2520 = 1;
++
+ static void dp_test_send_phy_test_pattern(struct dc_link *link)
+ {
+ union phy_test_pattern dpcd_test_pattern;
+@@ -1758,10 +1764,16 @@ static void dp_test_send_phy_test_pattern(struct dc_link *link)
+ test_pattern = DP_TEST_PATTERN_80BIT_CUSTOM;
+ break;
+ case PHY_TEST_PATTERN_CP2520_1:
+- test_pattern = DP_TEST_PATTERN_HBR2_COMPLIANCE_EYE;
++ /* CP2520 pattern is unstable, temporarily use TPS4 instead */
++ test_pattern = (force_tps4_for_cp2520 == 1) ?
++ DP_TEST_PATTERN_TRAINING_PATTERN4 :
++ DP_TEST_PATTERN_HBR2_COMPLIANCE_EYE;
+ break;
+ case PHY_TEST_PATTERN_CP2520_2:
+- test_pattern = DP_TEST_PATTERN_CP2520_2;
++ /* CP2520 pattern is unstable, temporarily use TPS4 instead */
++ test_pattern = (force_tps4_for_cp2520 == 1) ?
++ DP_TEST_PATTERN_TRAINING_PATTERN4 :
++ DP_TEST_PATTERN_HBR2_COMPLIANCE_EYE;
+ break;
+ case PHY_TEST_PATTERN_CP2520_3:
+ test_pattern = DP_TEST_PATTERN_TRAINING_PATTERN4;
+--
+2.7.4
+