aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2163-drm-amdgpu-Add-common-golden-settings-for-GFX9.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2163-drm-amdgpu-Add-common-golden-settings-for-GFX9.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2163-drm-amdgpu-Add-common-golden-settings-for-GFX9.patch41
1 files changed, 41 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2163-drm-amdgpu-Add-common-golden-settings-for-GFX9.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2163-drm-amdgpu-Add-common-golden-settings-for-GFX9.patch
new file mode 100644
index 00000000..d45c7c37
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/2163-drm-amdgpu-Add-common-golden-settings-for-GFX9.patch
@@ -0,0 +1,41 @@
+From 28b4cbf0d2f4756e9057ca78f465cf9906476c02 Mon Sep 17 00:00:00 2001
+From: Ken Wang <Ken.Wang@amd.com>
+Date: Thu, 9 Nov 2017 16:02:55 +0800
+Subject: [PATCH 2163/4131] drm/amdgpu: Add common golden settings for GFX9
+
+Signed-off-by: Ken Wang <Ken.Wang@amd.com>
+Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 9 +++++++++
+ 1 file changed, 9 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+index 93c87a4..addc07e 100644
+--- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+@@ -207,6 +207,12 @@ static const u32 golden_settings_gc_9_1_rv1[] =
+ SOC15_REG_OFFSET(GC, 0, mmTD_CNTL), 0x01bd9f33, 0x00000800
+ };
+
++static const u32 golden_settings_gc_9_x_common[] =
++{
++ SOC15_REG_OFFSET(GC, 0, mmGRBM_CAM_INDEX), 0xffffffff, 0x00000000,
++ SOC15_REG_OFFSET(GC, 0, mmGRBM_CAM_DATA), 0xffffffff, 0x2544c382
++};
++
+ #define VEGA10_GB_ADDR_CONFIG_GOLDEN 0x2a114042
+ #define RAVEN_GB_ADDR_CONFIG_GOLDEN 0x24000042
+
+@@ -242,6 +248,9 @@ static void gfx_v9_0_init_golden_registers(struct amdgpu_device *adev)
+ default:
+ break;
+ }
++
++ amdgpu_program_register_sequence(adev, golden_settings_gc_9_x_common,
++ (const u32)ARRAY_SIZE(golden_settings_gc_9_x_common));
+ }
+
+ static void gfx_v9_0_scratch_init(struct amdgpu_device *adev)
+--
+2.7.4
+