aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1947-drm-amdgpu-add-uvd-enc-command-in-header.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1947-drm-amdgpu-add-uvd-enc-command-in-header.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1947-drm-amdgpu-add-uvd-enc-command-in-header.patch41
1 files changed, 41 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1947-drm-amdgpu-add-uvd-enc-command-in-header.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1947-drm-amdgpu-add-uvd-enc-command-in-header.patch
new file mode 100644
index 00000000..3cd887a4
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1947-drm-amdgpu-add-uvd-enc-command-in-header.patch
@@ -0,0 +1,41 @@
+From 52ffeb1818f402f71688a965bdae4c0fd21544c1 Mon Sep 17 00:00:00 2001
+From: James Zhu <James.Zhu@amd.com>
+Date: Fri, 29 Sep 2017 14:17:34 -0400
+Subject: [PATCH 1947/4131] drm/amdgpu: add uvd enc command in header
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Add UVD encode command interface definition for uvd6.3 HEVC encoding
+
+Signed-off-by: James Zhu <James.Zhu@amd.com>
+Reviewed-and-Tested-by: Leo Liu <leo.liu@amd.com>
+Reviewed-by: Christian König <christian.koenig@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/vid.h | 10 ++++++++++
+ 1 file changed, 10 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/vid.h b/drivers/gpu/drm/amd/amdgpu/vid.h
+index d09592a..7f76147 100755
+--- a/drivers/gpu/drm/amd/amdgpu/vid.h
++++ b/drivers/gpu/drm/amd/amdgpu/vid.h
+@@ -471,6 +471,16 @@
+ #define VCE_CMD_UPDATE_PTB 0x00000107
+ #define VCE_CMD_FLUSH_TLB 0x00000108
+
++/* HEVC ENC */
++#define HEVC_ENC_CMD_NO_OP 0x00000000
++#define HEVC_ENC_CMD_END 0x00000001
++#define HEVC_ENC_CMD_FENCE 0x00000003
++#define HEVC_ENC_CMD_TRAP 0x00000004
++#define HEVC_ENC_CMD_IB_VM 0x00000102
++#define HEVC_ENC_CMD_WAIT_GE 0x00000106
++#define HEVC_ENC_CMD_UPDATE_PTB 0x00000107
++#define HEVC_ENC_CMD_FLUSH_TLB 0x00000108
++
+ /* mmPA_SC_RASTER_CONFIG mask */
+ #define RB_MAP_PKR0(x) ((x) << 0)
+ #define RB_MAP_PKR0_MASK (0x3 << 0)
+--
+2.7.4
+