aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1855-drm-amd-amgpu-update-vega10-sdma-golden-setting.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1855-drm-amd-amgpu-update-vega10-sdma-golden-setting.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1855-drm-amd-amgpu-update-vega10-sdma-golden-setting.patch28
1 files changed, 28 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1855-drm-amd-amgpu-update-vega10-sdma-golden-setting.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1855-drm-amd-amgpu-update-vega10-sdma-golden-setting.patch
new file mode 100644
index 00000000..d9d16c1d
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1855-drm-amd-amgpu-update-vega10-sdma-golden-setting.patch
@@ -0,0 +1,28 @@
+From a02aa55cffed7b79e41c433e64cd54e887b47006 Mon Sep 17 00:00:00 2001
+From: Evan Quan <evan.quan@amd.com>
+Date: Wed, 20 Sep 2017 10:55:44 +0800
+Subject: [PATCH 1855/4131] drm/amd/amgpu: update vega10 sdma golden setting
+
+Change-Id: I96cd1d463a5743f918a03cad5160ea0bbd908ad0
+Signed-off-by: Evan Quan <evan.quan@amd.com>
+Reviewed-by: Junwei Zhang <Jerry.Zhang@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
+index f49d3d3..6fa67a8 100644
+--- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
+@@ -54,7 +54,7 @@ static void sdma_v4_0_set_vm_pte_funcs(struct amdgpu_device *adev);
+ static void sdma_v4_0_set_irq_funcs(struct amdgpu_device *adev);
+
+ static const u32 golden_settings_sdma_4[] = {
+- SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CHICKEN_BITS), 0xfe931f07, 0x02831f07,
++ SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CHICKEN_BITS), 0xfe931f07, 0x02831d07,
+ SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CLK_CTRL), 0xff000ff0, 0x3f000100,
+ SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_GFX_IB_CNTL), 0x800f0100, 0x00000100,
+ SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL), 0xfffffff7, 0x00403000,
+--
+2.7.4
+