aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1854-drm-amd-amgpu-update-raven-sdma-golden-setting.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1854-drm-amd-amgpu-update-raven-sdma-golden-setting.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1854-drm-amd-amgpu-update-raven-sdma-golden-setting.patch28
1 files changed, 28 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1854-drm-amd-amgpu-update-raven-sdma-golden-setting.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1854-drm-amd-amgpu-update-raven-sdma-golden-setting.patch
new file mode 100644
index 00000000..5c963e60
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1854-drm-amd-amgpu-update-raven-sdma-golden-setting.patch
@@ -0,0 +1,28 @@
+From a921f9b5fabe58ace2015b05d4e6abf2ed98717e Mon Sep 17 00:00:00 2001
+From: Evan Quan <evan.quan@amd.com>
+Date: Wed, 20 Sep 2017 10:53:39 +0800
+Subject: [PATCH 1854/4131] drm/amd/amgpu: update raven sdma golden setting
+
+Change-Id: Ia41bf64501557723fa811ad98a7b5630f12d9ed8
+Signed-off-by: Evan Quan <evan.quan@amd.com>
+Reviewed-by: Junwei Zhang <Jerry.Zhang@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
+index 57552f5..f49d3d3 100644
+--- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
+@@ -89,7 +89,7 @@ static const u32 golden_settings_sdma_vg10[] = {
+
+ static const u32 golden_settings_sdma_4_1[] =
+ {
+- SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CHICKEN_BITS), 0xfe931f07, 0x02831f07,
++ SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CHICKEN_BITS), 0xfe931f07, 0x02831d07,
+ SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CLK_CTRL), 0xffffffff, 0x3f000100,
+ SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_GFX_IB_CNTL), 0x800f0111, 0x00000100,
+ SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL), 0xfffffff7, 0x00403000,
+--
+2.7.4
+