aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/pmu-events/arch/arm64/ampere/ampereonex/cache.json
blob: c50d8e930b05ee885a9f966bbeebbedb79d4984d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
[
    {
        "ArchStdEvent": "L1D_CACHE_RD"
    },
    {
        "ArchStdEvent": "L1D_CACHE_WR"
    },
    {
        "ArchStdEvent": "L1D_CACHE_REFILL_RD"
    },
    {
        "ArchStdEvent": "L1D_CACHE_INVAL"
    },
    {
        "ArchStdEvent": "L1D_TLB_REFILL_RD"
    },
    {
        "ArchStdEvent": "L1D_TLB_REFILL_WR"
    },
    {
        "ArchStdEvent": "L2D_CACHE_RD"
    },
    {
        "ArchStdEvent": "L2D_CACHE_WR"
    },
    {
        "ArchStdEvent": "L2D_CACHE_REFILL_RD"
    },
    {
        "ArchStdEvent": "L2D_CACHE_REFILL_WR"
    },
    {
        "ArchStdEvent": "L2D_CACHE_WB_VICTIM"
    },
    {
        "ArchStdEvent": "L2D_CACHE_WB_CLEAN"
    },
    {
        "ArchStdEvent": "L2D_CACHE_INVAL"
    },
    {
        "ArchStdEvent": "L1I_CACHE_REFILL"
    },
    {
        "ArchStdEvent": "L1I_TLB_REFILL"
    },
    {
        "ArchStdEvent": "L1D_CACHE_REFILL"
    },
    {
        "ArchStdEvent": "L1D_CACHE"
    },
    {
        "ArchStdEvent": "L1D_TLB_REFILL"
    },
    {
        "ArchStdEvent": "L1I_CACHE"
    },
    {
        "ArchStdEvent": "L2D_CACHE"
    },
    {
        "ArchStdEvent": "L2D_CACHE_REFILL"
    },
    {
        "ArchStdEvent": "L2D_CACHE_WB"
    },
    {
        "ArchStdEvent": "L1D_TLB"
    },
    {
        "ArchStdEvent": "L1I_TLB"
    },
    {
        "ArchStdEvent": "L2D_TLB_REFILL"
    },
    {
        "ArchStdEvent": "L2I_TLB_REFILL"
    },
    {
        "ArchStdEvent": "L2D_TLB"
    },
    {
        "ArchStdEvent": "L2I_TLB"
    },
    {
        "ArchStdEvent": "DTLB_WALK"
    },
    {
        "ArchStdEvent": "ITLB_WALK"
    },
    {
        "ArchStdEvent": "L1D_CACHE_REFILL_WR"
    },
    {
        "ArchStdEvent": "L1D_CACHE_LMISS_RD"
    },
    {
        "ArchStdEvent": "L1I_CACHE_LMISS"
    },
    {
        "ArchStdEvent": "L2D_CACHE_LMISS_RD"
    },
    {
        "PublicDescription": "Level 1 data or unified cache demand access",
        "EventCode": "0x8140",
        "EventName": "L1D_CACHE_RW",
        "BriefDescription": "Level 1 data or unified cache demand access"
    },
    {
        "PublicDescription": "Level 1 data or unified cache preload or prefetch",
        "EventCode": "0x8142",
        "EventName": "L1D_CACHE_PRFM",
        "BriefDescription": "Level 1 data or unified cache preload or prefetch"
    },
    {
        "PublicDescription": "Level 1 data or unified cache refill, preload or prefetch",
        "EventCode": "0x8146",
        "EventName": "L1D_CACHE_REFILL_PRFM",
        "BriefDescription": "Level 1 data or unified cache refill, preload or prefetch"
    },
    {
        "ArchStdEvent": "L1D_TLB_RD"
    },
    {
        "ArchStdEvent": "L1D_TLB_WR"
    },
    {
        "ArchStdEvent": "L2D_TLB_REFILL_RD"
    },
    {
        "ArchStdEvent": "L2D_TLB_REFILL_WR"
    },
    {
        "ArchStdEvent": "L2D_TLB_RD"
    },
    {
        "ArchStdEvent": "L2D_TLB_WR"
    },
    {
        "PublicDescription": "L1D TLB miss",
        "EventCode": "0xD600",
        "EventName": "L1D_TLB_MISS",
        "BriefDescription": "L1D TLB miss"
    },
    {
        "PublicDescription": "Level 1 prefetcher, load prefetch requests generated",
        "EventCode": "0xd606",
        "EventName": "L1_PREFETCH_LD_GEN",
        "BriefDescription": "Level 1 prefetcher, load prefetch requests generated"
    },
    {
        "PublicDescription": "Level 1 prefetcher, load prefetch fills into the level 1 cache",
        "EventCode": "0xd607",
        "EventName": "L1_PREFETCH_LD_FILL",
        "BriefDescription": "Level 1 prefetcher, load prefetch fills into the level 1 cache"
    },
    {
        "PublicDescription": "Level 1 prefetcher, load prefetch to level 2 generated",
        "EventCode": "0xd608",
        "EventName": "L1_PREFETCH_L2_REQ",
        "BriefDescription": "Level 1 prefetcher, load prefetch to level 2 generated"
    },
    {
        "PublicDescription": "L1 prefetcher, distance was reset",
        "EventCode": "0xd609",
        "EventName": "L1_PREFETCH_DIST_RST",
        "BriefDescription": "L1 prefetcher, distance was reset"
    },
    {
        "PublicDescription": "L1 prefetcher, distance was increased",
        "EventCode": "0xd60a",
        "EventName": "L1_PREFETCH_DIST_INC",
        "BriefDescription": "L1 prefetcher, distance was increased"
    },
    {
        "PublicDescription": "Level 1 prefetcher, table entry is trained",
        "EventCode": "0xd60b",
        "EventName": "L1_PREFETCH_ENTRY_TRAINED",
        "BriefDescription": "Level 1 prefetcher, table entry is trained"
    },
    {
        "PublicDescription": "L1 data cache refill - Read or Write",
        "EventCode": "0xd60e",
        "EventName": "L1D_CACHE_REFILL_RW",
        "BriefDescription": "L1 data cache refill - Read or Write"
    },
    {
        "PublicDescription": "Level 2 cache refill from instruction-side miss, including IMMU refills",
        "EventCode": "0xD701",
        "EventName": "L2C_INST_REFILL",
        "BriefDescription": "Level 2 cache refill from instruction-side miss, including IMMU refills"
    },
    {
        "PublicDescription": "Level 2 cache refill from data-side miss, including DMMU refills",
        "EventCode": "0xD702",
        "EventName": "L2C_DATA_REFILL",
        "BriefDescription": "Level 2 cache refill from data-side miss, including DMMU refills"
    },
    {
        "PublicDescription": "Level 2 cache prefetcher, load prefetch requests generated",
        "EventCode": "0xD703",
        "EventName": "L2_PREFETCH_REQ",
        "BriefDescription": "Level 2 cache prefetcher, load prefetch requests generated"
    }
]