aboutsummaryrefslogtreecommitdiffstats
path: root/crypto/crc64_rocksoft_generic.c
AgeCommit message (Expand)Author
2022-03-07crypto: add rocksoft 64b crc guard tag frameworkKeith Busch
ong addr) { return __builtin_read8((void __iomem *)addr); } static inline uint16_t inw(unsigned long addr) { uint16_t ret = __builtin_read16((void __iomem *)addr); if (__is_PCI_IO(addr)) ret = _swapw(ret); return ret; } static inline uint32_t inl(unsigned long addr) { uint32_t ret = __builtin_read32((void __iomem *)addr); if (__is_PCI_IO(addr)) ret = _swapl(ret); return ret; } static inline void outb(uint8_t datum, unsigned long addr) { __builtin_write8((void __iomem *)addr, datum); } static inline void outw(uint16_t datum, unsigned long addr) { if (__is_PCI_IO(addr)) datum = _swapw(datum); __builtin_write16((void __iomem *)addr, datum); } static inline void outl(uint32_t datum, unsigned long addr) { if (__is_PCI_IO(addr)) datum = _swapl(datum); __builtin_write32((void __iomem *)addr, datum); } #define inb_p(addr) inb(addr) #define inw_p(addr) inw(addr) #define inl_p(addr) inl(addr) #define outb_p(x,addr) outb(x,addr) #define outw_p(x,addr) outw(x,addr) #define outl_p(x,addr) outl(x,addr) #define outsb(a,b,l) io_outsb(a,b,l) #define outsw(a,b,l) io_outsw(a,b,l) #define outsl(a,b,l) __outsl(a,b,l,0) #define insb(a,b,l) io_insb(a,b,l) #define insw(a,b,l) io_insw(a,b,l) #define insl(a,b,l) __insl(a,b,l,0) #define IO_SPACE_LIMIT 0xffffffff static inline uint8_t readb(const volatile void __iomem *addr) { return __builtin_read8((__force void volatile __iomem *) addr); } static inline uint16_t readw(const volatile void __iomem *addr) { uint16_t ret = __builtin_read16((__force void volatile __iomem *)addr); if (__is_PCI_MEM(addr)) ret = _swapw(ret); return ret; } static inline uint32_t readl(const volatile void __iomem *addr) { uint32_t ret = __builtin_read32((__force void volatile __iomem *)addr); if (__is_PCI_MEM(addr)) ret = _swapl(ret); return ret; } #define readb_relaxed readb #define readw_relaxed readw #define readl_relaxed readl static inline void writeb(uint8_t datum, volatile void __iomem *addr) { __builtin_write8(addr, datum); if (__is_PCI_MEM(addr)) __flush_PCI_writes(); } static inline void writew(uint16_t datum, volatile void __iomem *addr) { if (__is_PCI_MEM(addr)) datum = _swapw(datum); __builtin_write16(addr, datum); if (__is_PCI_MEM(addr)) __flush_PCI_writes(); } static inline void writel(uint32_t datum, volatile void __iomem *addr) { if (__is_PCI_MEM(addr)) datum = _swapl(datum); __builtin_write32(addr, datum); if (__is_PCI_MEM(addr)) __flush_PCI_writes(); } /* Values for nocacheflag and cmode */ #define IOMAP_FULL_CACHING 0 #define IOMAP_NOCACHE_SER 1 #define IOMAP_NOCACHE_NONSER 2 #define IOMAP_WRITETHROUGH 3 extern void __iomem *__ioremap(unsigned long physaddr, unsigned long size, int cacheflag); static inline void __iomem *ioremap(unsigned long physaddr, unsigned long size) { return __ioremap(physaddr, size, IOMAP_NOCACHE_SER); } static inline void __iomem *ioremap_nocache(unsigned long physaddr, unsigned long size) { return __ioremap(physaddr, size, IOMAP_NOCACHE_SER); } static inline void __iomem *ioremap_writethrough(unsigned long physaddr, unsigned long size) { return __ioremap(physaddr, size, IOMAP_WRITETHROUGH); } static inline void __iomem *ioremap_fullcache(unsigned long physaddr, unsigned long size) { return __ioremap(physaddr, size, IOMAP_FULL_CACHING); } #define ioremap_wc ioremap_nocache extern void iounmap(void volatile __iomem *addr); static inline void __iomem *ioport_map(unsigned long port, unsigned int nr) { return (void __iomem *) port; } static inline void ioport_unmap(void __iomem *p) { } static inline void flush_write_buffers(void) { __asm__ __volatile__ ("membar" : : :"memory"); } /* * do appropriate I/O accesses for token type */ static inline unsigned int ioread8(void __iomem *p) { return __builtin_read8(p); } static inline unsigned int ioread16(void __iomem *p) { uint16_t ret = __builtin_read16(p); if (__is_PCI_addr(p)) ret = _swapw(ret); return ret; } static inline unsigned int ioread32(void __iomem *p) { uint32_t ret = __builtin_read32(p); if (__is_PCI_addr(p)) ret = _swapl(ret); return ret; } static inline void iowrite8(u8 val, void __iomem *p) { __builtin_write8(p, val); if (__is_PCI_MEM(p)) __flush_PCI_writes(); } static inline void iowrite16(u16 val, void __iomem *p) { if (__is_PCI_addr(p)) val = _swapw(val); __builtin_write16(p, val); if (__is_PCI_MEM(p)) __flush_PCI_writes(); } static inline void iowrite32(u32 val, void __iomem *p) { if (__is_PCI_addr(p)) val = _swapl(val); __builtin_write32(p, val); if (__is_PCI_MEM(p)) __flush_PCI_writes(); } static inline void ioread8_rep(void __iomem *p, void *dst, unsigned long count) { io_insb((unsigned long) p, dst, count); } static inline void ioread16_rep(void __iomem *p, void *dst, unsigned long count) { io_insw((unsigned long) p, dst, count); } static inline void ioread32_rep(void __iomem *p, void *dst, unsigned long count) { __insl_ns((unsigned long) p, dst, count); } static inline void iowrite8_rep(void __iomem *p, const void *src, unsigned long count) { io_outsb((unsigned long) p, src, count); } static inline void iowrite16_rep(void __iomem *p, const void *src, unsigned long count) { io_outsw((unsigned long) p, src, count); } static inline void iowrite32_rep(void __iomem *p, const void *src, unsigned long count) { __outsl_ns((unsigned long) p, src, count); } /* Create a virtual mapping cookie for a PCI BAR (memory or IO) */ struct pci_dev; extern void __iomem *pci_iomap(struct pci_dev *dev, int bar, unsigned long max); static inline void pci_iounmap(struct pci_dev *dev, void __iomem *p) { } /* * Convert a physical pointer to a virtual kernel pointer for /dev/mem * access */ #define xlate_dev_mem_ptr(p) __va(p) /* * Convert a virtual cached pointer to an uncached pointer */ #define xlate_dev_kmem_ptr(p) p #endif /* __KERNEL__ */ #endif /* _ASM_IO_H */