summaryrefslogtreecommitdiffstats
path: root/arch/riscv
AgeCommit message (Expand)Author
2020-08-21RISC-V: Set maximum number of mapped pages correctlyAtish Patra
2020-08-18RISC-V: Upgrade smp_mb__after_spinlock() to iorw,iorwPalmer Dabbelt
2020-08-13riscv: use 16KB kernel stack on 64-bitAndreas Schwab
2020-07-16RISC-V: Don't allow write+exec only page mapping request in mmapYash Shah
2020-07-16riscv/atomic: Fix sign extension for RV64INathan Huckleberry
2020-06-08riscv: stacktrace: Fix undefined reference to `walk_stackframe'Kefeng Wang
2020-06-08riscv: fix vdso build with lldIlie Halip
2020-06-04riscv: set max_pfn to the PFN of the last pageVincent Chen
2020-06-01Revert "riscv: Fix range looking for kernel image memblock"Paul Gortmaker
2020-05-21riscv: Fix range looking for kernel image memblockAlexandre Ghiti
2020-05-21riscv: avoid the PIC offset of static percpu data in module beyond 2G limitsVincent Chen
2020-05-04riscv, bpf: Fix broken BPF tail callsBjörn Töpel
2020-04-16riscv: delete temporary filesIlie Halip
2020-03-30riscv: export flush_icache_all to modulesOlof Johansson
2020-03-20bpf, riscv: Limit to 33 tail callsPaul Chaignon
2020-03-20riscv: ftrace: correct the condition logic in function graph tracerZong Li
2019-12-10riscv: Correct the handling of unexpected ebreak in do_trap_break()Vincent Chen
2019-12-10riscv: avoid sending a SIGTRAP to a user thread trapped in WARN()Vincent Chen
2019-12-10riscv: avoid kernel hangs when trapped in BUG()Vincent Chen
2019-11-25RISC-V: Clear load reservations while restoring hart contextsPalmer Dabbelt
2019-11-09riscv: Avoid interrupts being erroneously enabled in handle_exception()Vincent Chen
2019-09-21RISC-V: Fix FIXMAP area corruption on RV32 systemsAnup Patel
2019-09-06riscv: fix flush_tlb_range() end address for flush_tlb_page()Paul Walmsley
2019-08-25riscv: Fix perf record without libelf supportMao Han
2019-08-25riscv: Make __fstate_clean() work correctly.Vincent Chen
2019-08-25riscv: Correct the initialized flow of FP registerVincent Chen
2019-06-26riscv: mm: Fix code commentShihPo Hung
2019-06-26riscv: dts: Re-organize the DT nodesYash Shah
2019-06-26RISC-V: defconfig: enable MMC & SPI for RISC-VAtish Patra
2019-06-21Merge tag 'spdx-5.2-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...Linus Torvalds
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner
2019-06-17Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netLinus Torvalds
2019-06-17Merge tag 'riscv-for-v5.2/fixes-rc6' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds
2019-06-17riscv: remove unused barrier definesRolf Eike Beer
2019-06-17riscv: mm: synchronize MMU after pte changeShihPo Hung
2019-06-17riscv: dts: add initial board data for the SiFive HiFive UnleashedPaul Walmsley
2019-06-17riscv: dts: add initial support for the SiFive FU540-C000 SoCPaul Walmsley
2019-06-17arch: riscv: add support for building DTB files from DT source dataPaul Walmsley
2019-06-11riscv: Fix udelay in RV32.Nick Hu
2019-06-11riscv: export pm_power_off againAndreas Schwab
2019-06-11RISC-V: defconfig: enable clocks, serial consoleKevin Hilman
2019-06-07Merge git://git.kernel.org/pub/scm/linux/kernel/git/bpf/bpfDavid S. Miller
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner
2019-05-31bpf, riscv: clear high 32 bits for ALU32 add/sub/neg/lsh/rsh/arshLuke Nelson
2019-05-30treewide: Add SPDX license identifier - KbuildGreg Kroah-Hartman
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157Thomas Gleixner
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner
2019-05-24treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 120Thomas Gleixner