aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/boot/dts/microchip/Makefile
AgeCommit message (Expand)Author
2023-01-25Merge patch series "Add a devicetree for the Aldec PolarFire SoC TySoM"Conor Dooley
2023-01-25riscv: dts: microchip: add the Aldec TySoM's devicetreeConor Dooley
2022-12-27RISC-V: kbuild: convert all use of SOC_FOO to ARCH_FOOConor Dooley
2022-09-27riscv: dts: microchip: add a devicetree for aries' m100pfsevpConor Dooley
2022-09-27riscv: dts: microchip: add sevkit device treeVattipalli Praveen
2022-06-01riscv: dts: microchip: add the sundance polarberryConor Dooley
2022-06-01riscv: dts: microchip: remove soc vendor from filenamesConor Dooley
2021-06-11riscv: Fix BUILTIN_DTB for sifive and microchip socAlexandre Ghiti
2021-04-26RISC-V: Initial DTS for Microchip ICICLE boardAtish Patra