summaryrefslogtreecommitdiffstats
path: root/meta/conf/machine/include/riscv/tune-riscv.inc
AgeCommit message (Collapse)Author
2021-08-02Convert to new override syntaxRichard Purdie
This is the result of automated script conversion: scripts/contrib/convert-overrides.py <oe-core directory> converting the metadata to use ":" as the override character instead of "_". (From OE-Core rev: 42344347be29f0997cc2f7636d9603b1fe1875ae) Signed-off-by: Richard Purdie <richard.purdie@linuxfoundation.org>
2020-10-17tune-riscv.inc: use nf suffix also for TUNE_PKGARCHMartin Jansa
* broken since introduction: commit 5263b2ebc57fe289d64c74bfb10da39ed7c98828 Author: Alistair Francis <alistair.francis@wdc.com> Date: Thu Dec 19 13:24:10 2019 -0800 tune-riscv: Add support for no float * fixes: scripts/tune/log.fake-riscv.riscv32nf: Error, the PACKAGE_ARCHS variable (all any noarch riscv32nf fake_riscv) for DEFAULTTUNE (riscv32nf) does not contain TUNE_PKGARCH (riscv32). scripts/tune/log.fake-riscv.riscv64nf: Error, the PACKAGE_ARCHS variable (all any noarch riscv64nf fake_riscv) for DEFAULTTUNE (riscv64nf) does not contain TUNE_PKGARCH (riscv64). (From OE-Core rev: 58088dce12775e325df8428b750e19616d264464) Signed-off-by: Martin Jansa <Martin.Jansa@gmail.com> Signed-off-by: Richard Purdie <richard.purdie@linuxfoundation.org>
2019-12-30tune-riscv: Add support for no floatAlistair Francis
(From OE-Core rev: 5263b2ebc57fe289d64c74bfb10da39ed7c98828) Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Richard Purdie <richard.purdie@linuxfoundation.org>
2019-09-03tune-riscv: Drop littleendian and introduce bigendian tuneKhem Raj
Default riscv is little-endian moreover most of other arches define bigendian as tune and treats absense as litteendian, this make risc-v fall in line (From OE-Core rev: cd6f377591a7bd7b3c61ce580f997aaeffab3df3) Signed-off-by: Khem Raj <raj.khem@gmail.com> Signed-off-by: Richard Purdie <richard.purdie@linuxfoundation.org>
2019-06-19qemuriscv64: Add the QEMU RISC-V 64-bit machineAlistair Francis
The include is split ready to add the 32-bit RISC-V machine as soon as glibc supports 32-bit RISC-V. This is based on the work in the meta-riscv layer, thanks to Khem for starting this. (From OE-Core rev: 11b6020dff4550fc3a42e04bc1e86baf37942c62) Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Richard Purdie <richard.purdie@linuxfoundation.org>