blob: 35ff1fdbf65b4516b081eb05bf1b92a8235aee35 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
/*
* Xilinx Controls Header
*
* Copyright (C) 2019 Xilinx, Inc.
*
* Contacts: Saurabh Sengar <saurabh.singh@xilinx.com>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __UAPI_XLNX_CTRL_H__
#define __UAPI_XLNX_CTRL_H__
#define XSET_FB_CAPTURE 16
#define XSET_FB_CONFIGURE 17
#define XSET_FB_ENABLE 18
#define XSET_FB_DISABLE 19
#define XSET_FB_RELEASE 20
#define XSET_FB_ENABLE_SNGL 21
#define XSET_FB_POLL 22
#define XVPSS_SET_CONFIGURE 16
#define XVPSS_SET_ENABLE 17
#define XVPSS_SET_DISABLE 18
#endif /* __UAPI_XLNX_CTRL_H__ */
|