blob: b528dc98c98a91b6c6d60cf57aa735453f09750b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
#ifndef _CORESIGHT_QUIRKS_H
#define _CORESIGHT_QUIRKS_H
/* Marvell OcteonTx CN9xxx ETM device */
#define OCTEONTX_CN9XXX_ETM 0x000cc210
/* Coresight ETM Hardware quirks */
#define CORESIGHT_QUIRK_ETM_SW_SYNC 0x1 /* No Hardware sync */
#define CORESIGHT_QUIRK_ETM_TREAT_ETMv43 0x2 /* ETMv4.2 as ETMv4.3 */
/* Marvell OcteonTx CN9xxx ETR device */
#define OCTEONTX_CN9XXX_ETR 0x000cc213
/* Coresight ETR Hardware quirks */
#define CORESIGHT_QUIRK_ETR_BUFFSIZE_8BX 0x10 /* 8 byte size multiplier */
#define CORESIGHT_QUIRK_ETR_SECURE_BUFF 0x20 /* Trace buffer is Secure */
#define CORESIGHT_QUIRK_ETR_RESET_CTL_REG 0x40 /* Reset CTL on reset */
#define CORESIGHT_QUIRK_ETR_NO_STOP_FLUSH 0x80 /* No Stop on flush */
#define CORESIGHT_QUIRK_ETR_FORCE_64B_DBA_RW 0x100 /* 64b DBA read/write */
/* ETM sync insertion modes
* 1. MODE_HW
* Sync insertion is done by hardware without any software intervention
*
* 2. MODE_SW_GLOBAL
* sync insertion runs from common timer handler on primary core
*
* 3. MODE_SW_PER_CORE
* sync insertion runs from per core timer handler
*
* When hardware doesn't support sync insertion, we fall back to software based
* ones. Typically, GLOBAL mode would be preferred when the traced cores are
* running performance critical applications and cannot be interrupted,
* but at the same time there would be a small loss of trace data during the
* insertion sequence as well.
*
* For the sake of simplicity, in GLOBAL mode, common timer handler is
* always expected to run on primary core(core 0).
*/
#define SYNC_GLOBAL_CORE 0 /* Core 0 */
enum etm_sync_mode {
SYNC_MODE_INVALID,
SYNC_MODE_HW,
SYNC_MODE_SW_GLOBAL,
SYNC_MODE_SW_PER_CORE,
};
enum hw_state {
USR_STOP,
SW_STOP,
USR_START,
};
u32 coresight_get_etm_quirks(unsigned int id);
u32 coresight_get_etr_quirks(unsigned int id);
int coresight_get_etm_sync_mode(void);
void etm4_enable_raw(struct coresight_device *csdev);
void etm4_disable_raw(struct coresight_device *csdev);
void coresight_etm_active_enable(int cpu);
void coresight_etm_active_disable(int cpu);
cpumask_t coresight_etm_active_list(void);
#endif
|
