summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_dpll_mgr.h
AgeCommit message (Expand)Author
2020-03-09drm/i915: Fix documentation for intel_dpll_get_freq()Imre Deak
2020-03-02drm/i915/skl, cnl: Split out the WRPLL/LCPLL frequency calculationImre Deak
2020-03-02drm/i915: Move DPLL frequency calculation to intel_dpll_mgr.cImre Deak
2020-03-02drm/i915: Move DPLL HW readout/sanitize fns to intel_dpll_mgr.cImre Deak
2019-10-25drm/i915/tgl: Fix doc not corresponding to codeAnna Karas
2019-10-25drm/i915: Describe structure member in documentationAnna Karas
2019-07-11drm/i915/tgl: Add new pll idsVandita Kulkarni
2019-07-11drm/i915: Polish intel_shared_dpll_swap_state()Ville Syrjälä
2019-07-05drm/i915/ehl: Add support for DPLL4 (v10)Vivek Kasireddy
2019-07-01drm/i915: Keep the TypeC port mode fixed when the port is activeImre Deak
2019-07-01drm/i915/icl: Reserve all required PLLs for TypeC portsImre Deak
2019-07-01drm/i915: Sanitize the shared DPLL reserve/release interfaceImre Deak
2019-06-17drm/i915: move modesetting core code under display/Jani Nikula
generated by cgit 1.2.3-korg (git 2.39.0) at 2024-06-06 23:56:21 +0000