aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/events
AgeCommit message (Expand)Author
2023-02-06perf/x86/amd: fix potential integer overflow on shift of a intColin Ian King
2023-01-18perf/x86/intel/uncore: Fix reference count leak in hswep_has_limit_sbox()Xiongfeng Wang
2022-11-10perf/x86/intel: Add Cooper Lake stepping to isolation_ucodes[]Kan Liang
2022-11-10perf/x86/intel: Fix pebs event constraints for ICLKan Liang
2022-09-05perf/x86/intel/uncore: Fix broken read_counter() for SNB IMC PMUStephane Eranian
2022-06-14perf/amd/ibs: Use interrupt regs ip for stack unwindingRavi Bangoria
2022-06-14perf/x86/intel: Fix event constraints for ICLKan Liang
2022-04-15perf/x86/intel/pt: Fix address filter config for 32-bit kernelAdrian Hunter
2022-01-20perf: Protect perf_guest_cbs with RCUSean Christopherson
2021-11-26perf/x86/intel/uncore: Fix IIO event constraints for Skylake ServerAlexander Antonov
2021-11-26perf/x86/intel/uncore: Fix filter_tid mask for CHA events on Skylake ServerAlexander Antonov
2021-10-09perf/x86: Reset destroy callback on event init failureAnand K Mistry
2021-10-06perf/x86/intel: Update event constraints for ICXKan Liang
2021-09-15perf/x86/amd/ibs: Extend PERF_PMU_CAP_NO_EXCLUDE to IBS OpKim Phillips
2021-09-12x86/events/amd/iommu: Fix invalid Perf result due to IOMMU PMC power-gatingSuravee Suthikulpanit
2021-09-12perf/x86/amd/power: Assign pmu.moduleKim Phillips
2021-09-12perf/x86/amd/ibs: Work around erratum #1197Kim Phillips
2021-09-12perf/x86/intel/pt: Fix mask of num_address_rangesXiaoyao Li
2021-09-03perf/x86/intel/uncore: Fix integer overflow on 23 bit left shift of a u32Colin Ian King
2021-08-12perf/x86/amd: Don't touch the AMD64_EVENTSEL_HOSTONLY bit inside the guestLike Xu
2021-05-14x86/events/amd/iommu: Fix sysfs type mismatchNathan Chancellor
2021-04-28perf/x86/kvm: Fix Broadwell Xeon stepping in isolation_ucodes[]Jim Mattson
2021-04-28perf/x86/intel/uncore: Remove uncore extra PCI dev HSWEP_PCI_PCU_3Kan Liang
2021-03-24perf/x86/intel: Fix a crash caused by zero PEBS statusKan Liang
2021-03-07perf/x86/kvm: Add Cascade Lake Xeon steppings to isolation_ucodes[]Jim Mattson
2020-12-30perf/x86/intel: Fix rtm_abort_event encoding on Ice LakeKan Liang
2020-12-30perf/x86/intel: Add event constraint for CYCLE_ACTIVITY.STALLS_MEM_ANYKan Liang
2020-12-30perf/x86/intel: Check PEBS status correctlyStephane Eranian
2020-12-02perf/x86: fix sysfs type mismatchesSami Tolvanen
2020-11-05perf/x86/amd/ibs: Fix raw sample data accumulationKim Phillips
2020-11-05perf/x86/amd/ibs: Don't include randomized bits in get_ibs_op_count()Kim Phillips
2020-11-05perf/x86/intel: Fix Ice Lake event constraint tableKan Liang
2020-11-01arch/x86/amd/ibs: Fix re-arming IBS FetchKim Phillips
2020-10-29x86/events/amd/iommu: Fix sizeof mismatchColin Ian King
2020-10-29perf/x86/intel/uncore: Reduce the number of CBOX countersKan Liang
2020-10-29perf/x86/intel/uncore: Update Ice Lake uncore unitsKan Liang
2020-10-29perf/x86/intel/ds: Fix x86_pmu_stop warning for large PEBSKan Liang
2020-08-21perf/x86/rapl: Fix missing psys sysfs attributesZhang Rui
2020-07-16perf/x86/rapl: Fix RAPL config variable bugStephane Eranian
2020-07-16perf/x86/rapl: Move RAPL support to common x86 codeStephane Eranian
2020-06-17perf/x86/intel: Add more available bits for OFFCORE_RESPONSE of Intel TremontKan Liang
2020-03-18perf/amd/uncore: Replace manual sampling check with CAP_NO_INTERRUPT flagKim Phillips
2020-03-05perf/x86/msr: Add Tremont supportKan Liang
2020-03-05perf/x86/cstate: Add Tremont supportKan Liang
2020-03-05perf/x86/intel: Add Elkhart Lake supportKan Liang
2020-02-24perf/x86/amd: Constrain Large Increment per Cycle eventsKim Phillips
2020-02-19perf/x86/intel: Fix inaccurate period in context switch for auto-reloadKan Liang
2020-02-19perf/x86/amd: Add missing L2 misses event spec to AMD Family 17h's event mapKim Phillips
2020-02-05perf/x86/intel/uncore: Remove PCIe3 unit for SNRKan Liang
2020-02-05perf/x86/intel/uncore: Add PCI ID of IMC for Xeon E3 V5 FamilyKan Liang
generated by cgit 1.2.3-korg (git 2.39.0) at 2024-06-15 22:19:24 +0000