aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel
AgeCommit message (Expand)Author
2021-09-26drivers: base: cacheinfo: Get rid of DEFINE_SMP_CALL_CACHE_FUNCTION()Thomas Gleixner
2021-05-22riscv: Workaround mcount name prior to clang-13Nathan Chancellor
2021-04-16riscv,entry: fix misaligned base for excp_vect_tableZihao Yu
2021-01-27riscv: Fix kernel time_init()Damien Le Moal
2020-10-01RISC-V: Take text_mutex in ftrace_init_nop()Palmer Dabbelt
2020-06-30RISC-V: Don't allow write+exec only page mapping request in mmapYash Shah
2020-06-03riscv: stacktrace: Fix undefined reference to `walk_stackframe'Kefeng Wang
2020-05-27riscv: set max_pfn to the PFN of the last pageVincent Chen
2020-05-20riscv: fix vdso build with lldIlie Halip
2020-03-25riscv: avoid the PIC offset of static percpu data in module beyond 2G limitsVincent Chen
2020-02-05riscv: delete temporary filesIlie Halip
2020-01-09riscv: ftrace: correct the condition logic in function graph tracerZong Li
2019-10-11riscv: Avoid interrupts being erroneously enabled in handle_exception()Vincent Chen
2019-09-16riscv: remove unused variable in ftraceDavid Abdurachmanov
2019-03-13riscv: fixup max_low_pfn with PFN_DOWN.Guo Ren
2019-02-20riscv: fix trace_sys_exit hookDavid Abdurachmanov
2018-12-05riscv/function_graph: Simplify with function_graph_enter()Steven Rostedt (VMware)
2018-12-01RISC-V: Silence some module warnings on 32-bitOlof Johansson
2018-10-02RISCV: Fix end PFN for low memoryAtish Patra
2018-09-04riscv: Do not overwrite initrd_start and initrd_endGuenter Roeck
2018-08-28RISC-V: Use a less ugly workaround for unused variable warningsPalmer Dabbelt
2018-08-20RISC-V: Define sys_riscv_flush_icache when SMP=nPalmer Dabbelt
2018-08-13RISC-V: Fix !CONFIG_SMP compilation errorAtish Patra
2018-08-13RISC-V: Add the directive for alignment of stvec's valueZong Li
2018-08-13clocksource: new RISC-V SBI timer driverPalmer Dabbelt
2018-08-13RISC-V: implement low-level interrupt handlingChristoph Hellwig
2018-08-13RISC-V: simplify software interrupt / IPI codeChristoph Hellwig
2018-08-13RISC-V: remove timer leftoversChristoph Hellwig
2018-08-13RISC-V: Add early printk support via the SBI consolePalmer Dabbelt
2018-08-13RISC-V: Don't increment sepc after breakpoint.Jim Wilson
2018-08-13RISC-V: Use KBUILD_CFLAGS instead of KCFLAGS when building the vDSOPalmer Dabbelt
2018-07-04RISC-V: Fix the rv32i kernel buildPalmer Dabbelt
2018-07-04RISC-V: Fix PTRACE_SETREGSET bug.Jim Wilson
2018-07-04RISC-V: Don't include irq-riscv-intc.hPalmer Dabbelt
2018-07-04riscv: remove unnecessary of_platform_populate callRob Herring
2018-07-04RISC-V: fix R_RISCV_ADD32/R_RISCV_SUB32 relocationsAndreas Schwab
2018-07-04RISC-V: Change variable type for 32-bit compatibleZong Li
2018-06-16Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds
2018-06-11RISC-V: Make our port sparse-cleanPalmer Dabbelt
2018-06-11RISC-V: Handle R_RISCV_32 in modulesAndreas Schwab
2018-06-11riscv/ftrace: Export _mcount when DYNAMIC_FTRACE isn't setAlan Kao
2018-06-09riscv: split the declaration of __copy_userLuc Van Oostenryck
2018-06-08Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds
2018-06-07riscv: no __user for probe_kernel_address()Luc Van Oostenryck
2018-06-04Merge branch 'siginfo-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds
2018-06-04perf: riscv: preliminary RISC-V supportAlan Kao
2018-05-19riscv: add swiotlb supportChristoph Hellwig
2018-05-17drivers: base: cacheinfo: setup DT cache properties earlyJeremy Linton
2018-04-25signal/riscv: Replace do_trap_siginfo with force_sig_faultEric W. Biederman
2018-04-25signal/riscv: Use force_sig_fault where appropriateEric W. Biederman