summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/smp-mt.c
AgeCommit message (Expand)Author
2014-03-31MIPS: smp-mt: Use common GIC IPI implementationPaul Burton
2014-03-31MIPS: MT: proc: Add support for printing VPE and TC idsRalf Baechle
2014-01-22MIPS: GIC: Send IPIs using the GICSteven J. Hill
2014-01-22MIPS: MT: Mark existing TCs as presentMarkos Chandras
2013-07-14MIPS: Delete __cpuinit/__CPUINIT usage from MIPS codePaul Gortmaker
2013-05-09MIPS: Move 'gic_present' to common location.Steven J. Hill
2013-02-01MIPS: Whitespace cleanup.Ralf Baechle
2012-08-22MIPS: Fix build error for non-malta VSMP kernelAnoop P A
2012-03-28Disintegrate asm/system.h for MIPSDavid Howells
2011-07-26atomic: use <linux/atomic.h>Arun Sharma
2011-03-31Fix common misspellingsLucas De Marchi
2010-12-16MIPS: MT: Fix typo in comment.Ralf Baechle
2009-09-24cpumask: Use accessors for cpu_*_mask: mipsRusty Russell
2009-09-24cpumask: arch_send_call_function_ipi_mask: mipsRusty Russell
2008-12-13cpumask: centralize cpu_online_map and cpu_possible_mapRusty Russell
2008-04-28[MIPS] Add support for MIPS CMP platform.Ralf Baechle
2008-04-28[MIPS] Remove TLB sanitation codeChris Dearman
2008-01-29[MIPS] SMP: Call platform methods via ops structure.Ralf Baechle
2008-01-29[MIPS] MT: Scheduler support for SMTRalf Baechle
2007-10-11[MIPS] Fix "no space between function name and open parenthesis" warnings.Ralf Baechle
2007-08-27[MIPS] SMP: Scatter __cpuinit over the code as needed.Ralf Baechle
2007-07-04[MIPS] VSMP: Fix initialization ordering bug.Ralf Baechle
2007-06-14[MIPS] Separate performance counter interruptsChris Dearman
2007-02-06[MIPS] Define MIPS_CPU_IRQ_BASE in generic headerAtsushi Nemoto
2006-11-30[MIPS] use generic_handle_irq, handle_level_irq, handle_percpu_irqAtsushi Nemoto
2006-10-31[MIPS] VSMP: Synchronize cp0 counters on bootup.Ralf Baechle
2006-10-31[MIPS] VSMP: Fix initialization ordering bug.Ralf Baechle
2006-10-08[MIPS] Complete fixes after removal of pt_regs argument to int handlers.Ralf Baechle
2006-09-27[MIPS] MT: Initialise all writable bits in Cause register to zero.Chris Dearman
2006-07-02[PATCH] irq-flags: MIPS: Use the new IRQF_ constantsThomas Gleixner
2006-04-19[MIPS] FPU affinity for MT ASE.Ralf Baechle
2006-04-19[MIPS] MT: Improved multithreading support.Ralf Baechle