summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra30-mc.txt
blob: e47e73f612f4b30e5cb47a2ee4736db84bf9ef9f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
NVIDIA Tegra30 MC(Memory Controller)

Required properties:
- compatible : "nvidia,tegra30-mc"
- reg : Should contain 4 register ranges(address and length); see the
  example below. Note that the MC registers are interleaved with the
  SMMU registers, and hence must be represented as multiple ranges.
- interrupts : Should contain MC General interrupt.

Example:
	mc {
		compatible = "nvidia,tegra30-mc";
		reg = <0x7000f000 0x010
		       0x7000f03c 0x1b4
		       0x7000f200 0x028
		       0x7000f284 0x17c>;
		interrupts = <0 77 0x04>;
	};