summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)Author
2011-03-16Merge commit '5359533801e3dd3abca5b7d3d985b0b33fd9fe8b' into drm-core-nextDave Airlie
2011-03-10drm/i915: Revive combination mode for backlight controlTakashi Iwai
2011-03-07Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson
2011-03-06drm/i915: Do not overflow the MMADDR write FIFOChris Wilson
2011-03-01drm/i915: Replace vblank PM QoS with "Interrupt-Based AGPBUSY#"Chris Wilson
2011-02-22Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson
2011-02-22drm/i915: Add support for limited color range of broadcast outputsChris Wilson
2011-02-21drm/i915: Do not handle backlight combination mode speciallyIndan Zupancic
2011-02-16Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson
2011-02-11drm/i915: disable PCH ports if needed when disabling a CRTCJesse Barnes
2011-02-07drm/i915: cleanup per-pipe reg usageJesse Barnes
2011-02-07drm/i915: Set the transcoder port to none when disabling DP.Eric Anholt
2011-02-02drm/i915: Invalidate TLB caches on SNB BLT/BSD ringsChris Wilson
2011-01-20Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson
2011-01-19drm/i915: Honour LVDS sync polarity from EDIDBryan Freed
2011-01-19drm/i915: tune Sandy Bridge DRPS constantsJesse Barnes
2011-01-19drm/i915: set phase sync pointer override enable before setting phase sync po...Jesse Barnes
2011-01-19drm/i915: add PCH DPLL enable/disable functionsJesse Barnes
2011-01-19drm/i915: add pipe/plane enable/disable functionsJesse Barnes
2011-01-18drm/i915: make the blitter report buffer modifications to the FBC unitJesse Barnes
2011-01-18drm/i915: set more FBC chicken bitsJesse Barnes
2011-01-11drm/i915: detect & report PCH display error interruptsJesse Barnes
2011-01-11drm/i915: re-enable rc6 support for Ironlake+Jesse Barnes
2011-01-11drm/i915: Mask USER interrupts on gen6 (until required)Chris Wilson
2011-01-11drm/i915: support low power watermarks on IronlakeJesse Barnes
2011-01-11drm/i915: support overclocking on Sandy BridgeJesse Barnes
2011-01-11drm/i915: fix calculation of eDP signal levels on SandybridgeYuanhan Liu
2011-01-05Merge branch 'master' of /home/airlied/kernel/linux-2.6 into drm-core-nextDave Airlie
2010-12-23drm/i915: Verify Ironlake eDP presence on DP_A using the capability fuseChris Wilson
2010-12-23drm/i915: Set the required VFMUNIT clock gating disable on Ironlake.Eric Anholt
2010-12-18drm/i915: dynamic render p-state support for Sandy BridgeJesse Barnes
2010-12-16drm/i915: Add support for precise vblank timestamping (v2)Mario Kleiner
2010-12-15drm/i915: Add frame buffer compression on SandybridgeYuanhan Liu
2010-12-15drm/i915: Add self-refresh support on SandybridgeYuanhan Liu
2010-12-09drm/i915: Enable RC6 autodownclocking on SandybridgeChris Wilson
2010-12-09drm/i915: Terminate the FORCE WAKE after we have finished readingChris Wilson
2010-12-05drm/i915: Implement GPU semaphores for inter-ring synchronisation on SNBChris Wilson
2010-12-05drm/i915: Enable CB tuning of the Display PLLChris Wilson
2010-12-02Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson
2010-12-02drm/i915: Always set the DP transcoder config to 8BPC.Eric Anholt
2010-11-25drm/i915: Add a mechanism for pipelining fence register updatesDaniel Vetter
2010-11-22drm/i915: Add support for GPU reset on gen6.Eric Anholt
2010-11-22drm/i915: Capture interesting display registers on errorChris Wilson
2010-11-11drm/i915: Remove the definitions for Primary Ring BufferChris Wilson
2010-11-11drm/i915/ringbuffer: set FORCE_WAKE bit before reading ring registerZou Nan hai
2010-11-08drm/i915: Apply display workaround required according to the B-Spec.Eric Anholt
2010-11-08drm/i915: Apply B-spec mandated workaround for read flushes on Ironlake.Eric Anholt
2010-10-29drm/i915: Record BSD engine error stateChris Wilson
2010-10-29drm/i915: Record BLT engine error stateChris Wilson
2010-10-27drm/i915: Capture ERROR register on Sandybridge hangsChris Wilson
generated by cgit 1.2.3-korg (git 2.39.0) at 2024-05-17 22:42:45 +0000