summaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra
AgeCommit message (Expand)Author
2015-12-17clk: tegra: pll: Add Set_default logicBill Huang
2015-12-17clk: tegra: pll: Adjust vco_min if SDM presentBill Huang
2015-12-17clk: tegra: pll: Add support for PLLMB for Tegra210Rhyland Klein
2015-12-17clk: tegra: pll: Add specialized logic for Tegra210Rhyland Klein
2015-11-20clk: tegra: pll: Update PLLM handlingDanny Huang
2015-11-20clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rateRhyland Klein
2015-11-20clk: tegra: pll: Add code to handle if resets are supported by PLLBill Huang
2015-11-20clk: tegra: pll: Add logic for out-of-table rates for T210Rhyland Klein
2015-11-20clk: tegra: pll: Add logic for handling SDM dataRhyland Klein
2015-11-20clk: tegra: pll: Don't unconditionally set LOCK flagsRhyland Klein
2015-11-20clk: tegra: pll: Change misc_reg count from 3 to 6Bill Huang
2015-11-20clk: tegra: pll: Update warning messageRhyland Klein
2015-11-20clk: tegra: pll: Simplify clk_enable_pathRhyland Klein
2015-11-20clk: tegra: pll: Add tegra_pll_wait_for_lock to clk headerRhyland Klein
2015-11-20clk: tegra: periph: Add new periph clks and muxes for Tegra210Rhyland Klein
2015-11-20clk: tegra: Constify pdiv-to-hw mappingsThierry Reding
2015-11-18clk: tegra: Format tables consistentlyThierry Reding
2015-11-18clk: tegra: Miscellaneous coding style cleanupsThierry Reding
2015-11-18clk: tegra: Fix 26 MHz oscillator frequencyThierry Reding
2015-11-16tegra/clk-divider: fix wrong do_div() usageNicolas Pitre
2015-10-20Merge tag 'tegra-for-4.4-clk' of git://git.kernel.org/pub/scm/linux/kernel/gi...Michael Turquette
2015-10-20clk: tegra: Modify tegra_audio_clk_init to accept more pllsRhyland Klein
2015-10-20clk: tegra: Update struct tegra_clk_pll_params kerneldocThierry Reding
2015-10-20clk: tegra: Fix comments for structure definitionsRhyland Klein
2015-10-20clk: tegra: dfll: Monitor code is DEBUG_FS onlyThierry Reding
2015-10-12clk: tegra: delete unneeded of_node_putJulia Lawall
2015-09-16clk: tegra: dfll: Properly protect OPP listThierry Reding
2015-09-15clk: tegra: Unlock top rates for Tegra124 DFLL clockMikko Perttunen
2015-08-25clk: tegra: Fix some static checker problemsStephen Boyd
2015-08-25Merge tag 'tegra-for-4.3-clk' of git://git.kernel.org/pub/scm/linux/kernel/gi...Stephen Boyd
2015-08-24clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)Stephen Boyd
2015-08-24clk: tegra: Convert to clk_hw based provider APIsStephen Boyd
2015-07-28Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd
2015-07-27clk: change clk_ops' ->determine_rate() prototypeBoris Brezillon
2015-07-20clk: tegra: Properly include clk.hStephen Boyd
2015-07-16clk: tegra: Add the DFLL as a possible parent of the cclk_g clockTuomas Tynkkynen
2015-07-16clk: tegra: Save/restore CCLKG_BURST_POLICY on suspendTuomas Tynkkynen
2015-07-16clk: tegra: Add Tegra124 DFLL clocksource platform driverTuomas Tynkkynen
2015-07-16clk: tegra: Add DFLL DVCO reset control for Tegra124Paul Walmsley
2015-07-16clk: tegra: Introduce ability for SoC-specific reset control callbacksMikko Perttunen
2015-07-16clk: tegra: Add functions for parsing CVB tablesTuomas Tynkkynen
2015-07-16clk: tegra: Add closed loop support for the DFLLTuomas Tynkkynen
2015-07-16clk: tegra: Add library for the DFLL clock source (open-loop mode)Tuomas Tynkkynen
2015-05-13clk: tegra: Fix hda2codec_2x clock name for Tegra30Marcel Ziswiler
2015-05-13clk: tegra: EMC clock driver depends on EMC driverThierry Reding
2015-05-13clk: tegra: Have EMC clock implement determine_rate()Tomeu Vizoso
2015-05-13clk: tegra: Set the EMC clock as the parent of the MC clockTomeu Vizoso
2015-05-13clk: tegra: Add EMC clock driverMikko Perttunen
2015-05-13clk: tegra: Remove old Tegra124 EMC clockMikko Perttunen
2015-04-10clk: tegra: Use the proper parent for plld_dsiThierry Reding