blob: 0d3f4031a3bc2c217b50da0c863fb7e4ff6a96ff (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
From 721a853673f5fadb7e85df677bcb3930b0a1758e Mon Sep 17 00:00:00 2001
From: Anthony Koo <Anthony.Koo@amd.com>
Date: Wed, 20 Jan 2016 13:41:59 -0500
Subject: [PATCH 0711/1110] drm/amd/dal: Fix issue with pipe powergating not
calling pipe 0 correctly
[Description]
Code double incremented the controller index, so pipe 0 was never programmed.
Signed-off-by: Anthony Koo <Anthony.Koo@amd.com>
Acked-by: Harry Wentland <harry.wentland@amd.com>
---
drivers/gpu/drm/amd/dal/dc/dce110/dce110_hw_sequencer.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/dal/dc/dce110/dce110_hw_sequencer.c b/drivers/gpu/drm/amd/dal/dc/dce110/dce110_hw_sequencer.c
index 8afd42e..24b8824 100644
--- a/drivers/gpu/drm/amd/dal/dc/dce110/dce110_hw_sequencer.c
+++ b/drivers/gpu/drm/amd/dal/dc/dce110/dce110_hw_sequencer.c
@@ -981,7 +981,7 @@ static void disable_vga_and_power_gate_all_controllers(
* powergating. */
dce110_enable_display_pipe_clock_gating(ctx,
true);
- dce110_enable_display_power_gating(ctx, i+1, dcb,
+ dce110_enable_display_power_gating(ctx, i, dcb,
PIPE_GATING_CONTROL_ENABLE);
}
}
--
2.7.4
|
