aboutsummaryrefslogtreecommitdiffstats
path: root/meta-xilinx-core/dynamic-layers/openamp-layer/recipes-bsp/device-tree/files/zynq-openamp.dtsi
blob: 0e82220283db603f12293baab5470fa751857038 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
/*
 * SPDX-License-Identifier: MIT
 *
 * dts file for Zynq OpenAMP
 *
 * Copyright (C) 2022, Advanced Micro Devices, Inc.  All rights reserved.
 *
 */

&{/} {
	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		vdev0vring0: vdev0vring0@3e800000 {
			no-map;
			compatible = "shared-dma-pool";
			reg = <0x3e800000 0x4000>;
		};
		vdev0vring1: vdev0vring1@3e804000 {
			no-map;
			compatible = "shared-dma-pool";
			reg = <0x3e804000 0x4000>;
		};
		vdev0buffer: vdev0buffer@3e808000 {
			no-map;
			compatible = "shared-dma-pool";
			reg = <0x3e808000 0x100000>;
		};
		rproc_0_reserved: rproc@3e000000 {
			no-map;
			compatible = "shared-dma-pool";
			reg = <0x3e000000 0x800000>;
		};
	};

	remoteproc0: remoteproc@0 {
		compatible = "xlnx,zynq_remoteproc";
		firmware = "firmware";
		memory-region = <&rproc_0_reserved>, <&vdev0buffer>, <&vdev0vring0>, <&vdev0vring1>;
		interrupt-parent = <&intc>;
	};
};