blob: f5e7d9feaa097981b558e7139d2e6d76b42fc923 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
From 8c141ee85dc1bd26a590df3d7c12c694c5f675e8 Mon Sep 17 00:00:00 2001
From: Hawking Zhang <Hawking.Zhang@amd.com>
Date: Thu, 8 Jun 2017 16:34:35 +0800
Subject: [PATCH 1765/4131] drm/amdgpu: use cu_info from gpu_info fw for gfx9
Change-Id: I8fa287633552be3f248fd0a66ecbca914ffd9770
Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Conflicts:
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 12 ------------
1 file changed, 12 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
index 5ee3429..2dc1cef 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
@@ -4399,18 +4399,6 @@ static int gfx_v9_0_get_cu_info(struct amdgpu_device *adev,
cu_info->ao_cu_mask = ao_cu_mask;
cu_info->simd_per_cu = NUM_SIMD_PER_CU;
- switch (adev->asic_type) {
- case CHIP_VEGA10: /* TODO: check if any of this changed */
- cu_info->max_waves_per_simd = 10;
- cu_info->max_scratch_slots_per_cu = 32;
- cu_info->wave_front_size = 64;
- cu_info->lds_size = 64;
- break;
- default:
- dev_warn(adev->dev, "CU info asic_type [0x%x] not supported\n",
- adev->asic_type);
- }
-
return 0;
}
--
2.7.4
|
