blob: 0f42b964c974b829336fd0ee5c397f80de7c0a65 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
From b07e37a7a338297cd59dae4b35b924010c6051d9 Mon Sep 17 00:00:00 2001
From: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Date: Thu, 3 Aug 2017 16:41:48 -0400
Subject: [PATCH 0969/4131] drm/amd/display: Use MAX_PIPES for DTO reg arrays
Signed-off-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Harry Wentland <Harry.Wentland@amd.com>
---
drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h
index 238c03f..c45e2f7 100644
--- a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h
+++ b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h
@@ -107,9 +107,9 @@ struct dce110_clk_src_regs {
/* below are for DTO.
* todo: should probably use different struct to not waste space
*/
- uint32_t PHASE[4];
- uint32_t MODULO[4];
- uint32_t PIXEL_RATE_CNTL[4];
+ uint32_t PHASE[MAX_PIPES];
+ uint32_t MODULO[MAX_PIPES];
+ uint32_t PIXEL_RATE_CNTL[MAX_PIPES];
};
struct dce110_clk_src {
--
2.7.4
|
