blob: 633882418a67cf50d08eee6dceaec46b8aaec7dc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
From 9e6f644c0045f04d5c09d3adf2e5e10cef22c2e4 Mon Sep 17 00:00:00 2001
From: Charlene Liu <charlene.liu@amd.com>
Date: Mon, 31 Jul 2017 17:27:52 -0400
Subject: [PATCH 0726/4131] drm/amd/display: fix PHYCLK in formula.
Signed-off-by: Charlene Liu <charlene.liu@amd.com>
Reviewed-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Acked-by: Harry Wentland <Harry.Wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
---
drivers/gpu/drm/amd/display/dc/calcs/dcn_calc_auto.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calc_auto.c b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calc_auto.c
index e8086c0..626f9cf 100644
--- a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calc_auto.c
+++ b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calc_auto.c
@@ -277,7 +277,7 @@ void mode_support_and_system_configuration(struct dcn_bw_internal_vars *v)
default:
break;
}
- v->required_phyclk[k] = v->required_output_bw / 3.0;
+ v->required_phyclk[k] = v->required_phyclk[k] / 3.0;
}
else if (v->output[k] == dcn_bw_dp) {
v->required_phyclk[k] = v->required_output_bw / 4.0;
--
2.7.4
|
