blob: 42ec16e148d5f7dfc0502c03ab05aefe2de53ac7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
From 3a0f7287805720c97539240f9e193c7a0dd6382b Mon Sep 17 00:00:00 2001
From: Eric Yang <eric.yang2@amd.com>
Date: Thu, 3 Dec 2015 14:11:22 -0500
Subject: [PATCH 0885/1050] drm/amd/dal: Add implementation for get clock
levels by type
Change-Id: Ia5c9b7d90690ab2498cd5fed95b7b9c11f1f555f
Signed-off-by: Eric Yang <eric.yang2@amd.com>
Signed-off-by: Harry Wentland <harry.wentland@amd.com>
Acked-by: Harry Wentland <harry.wentland@amd.com>
---
drivers/gpu/drm/amd/dal/dc/dc_services.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/dal/dc/dc_services.h b/drivers/gpu/drm/amd/dal/dc/dc_services.h
index f6b3038..adcb725 100644
--- a/drivers/gpu/drm/amd/dal/dc/dc_services.h
+++ b/drivers/gpu/drm/amd/dal/dc/dc_services.h
@@ -152,6 +152,7 @@ enum dc_pp_clocks_state {
struct dc_pp_static_clock_info {
uint32_t max_sclk_khz;
uint32_t max_mclk_khz;
+
/* max possible display block clocks state */
enum dc_pp_clocks_state max_clocks_state;
};
--
1.9.1
|
