aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/files/0363-drm-amdgpu-allow-userspace-to-read-more-debug-regist.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/files/0363-drm-amdgpu-allow-userspace-to-read-more-debug-regist.patch')
-rw-r--r--common/recipes-kernel/linux/files/0363-drm-amdgpu-allow-userspace-to-read-more-debug-regist.patch52
1 files changed, 52 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/files/0363-drm-amdgpu-allow-userspace-to-read-more-debug-regist.patch b/common/recipes-kernel/linux/files/0363-drm-amdgpu-allow-userspace-to-read-more-debug-regist.patch
new file mode 100644
index 00000000..ff1f6edb
--- /dev/null
+++ b/common/recipes-kernel/linux/files/0363-drm-amdgpu-allow-userspace-to-read-more-debug-regist.patch
@@ -0,0 +1,52 @@
+From c7890fea04acbaa89f572adcd9efe0b2d390a8e7 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Marek=20Ol=C5=A1=C3=A1k?= <marek.olsak@amd.com>
+Date: Sat, 11 Jul 2015 12:08:46 +0200
+Subject: [PATCH 0363/1050] drm/amdgpu: allow userspace to read more debug
+ registers
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Feel free to suggest more.
+
+Signed-off-by: Marek Olšák <marek.olsak@amd.com>
+Acked-by: Michel Dänzer <michel.daenzer@amd.com>
+Reviewed-by: Christian König <christian.koenig@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/vi.c | 20 ++++++++++++++++++++
+ 1 file changed, 20 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/vi.c b/drivers/gpu/drm/amd/amdgpu/vi.c
+index 68552da..0f4a4f4 100644
+--- a/drivers/gpu/drm/amd/amdgpu/vi.c
++++ b/drivers/gpu/drm/amd/amdgpu/vi.c
+@@ -362,6 +362,26 @@ static struct amdgpu_allowed_register_entry cz_allowed_read_registers[] = {
+
+ static struct amdgpu_allowed_register_entry vi_allowed_read_registers[] = {
+ {mmGRBM_STATUS, false},
++ {mmGRBM_STATUS2, false},
++ {mmGRBM_STATUS_SE0, false},
++ {mmGRBM_STATUS_SE1, false},
++ {mmGRBM_STATUS_SE2, false},
++ {mmGRBM_STATUS_SE3, false},
++ {mmSRBM_STATUS, false},
++ {mmSRBM_STATUS2, false},
++ {mmSRBM_STATUS3, false},
++ {mmSDMA0_STATUS_REG + SDMA0_REGISTER_OFFSET, false},
++ {mmSDMA0_STATUS_REG + SDMA1_REGISTER_OFFSET, false},
++ {mmCP_STAT, false},
++ {mmCP_STALLED_STAT1, false},
++ {mmCP_STALLED_STAT2, false},
++ {mmCP_STALLED_STAT3, false},
++ {mmCP_CPF_BUSY_STAT, false},
++ {mmCP_CPF_STALLED_STAT1, false},
++ {mmCP_CPF_STATUS, false},
++ {mmCP_CPC_BUSY_STAT, false},
++ {mmCP_CPC_STALLED_STAT1, false},
++ {mmCP_CPC_STATUS, false},
+ {mmGB_ADDR_CONFIG, false},
+ {mmMC_ARB_RAMCFG, false},
+ {mmGB_TILE_MODE0, false},
+--
+1.9.1
+