summaryrefslogtreecommitdiffstats
path: root/drivers/clk
AgeCommit message (Expand)Author
2018-07-03clk: at91: PLL recalc_rate() now using cached MUL and DIV valuesMarcin Ziemianowicz
2018-07-03clk: renesas: cpg-mssr: Stop using printk format %pCrGeert Uytterhoeven
2018-06-21clk: imx6ull: use OSC clock during AXI rate changeStefan Agner
2018-06-21clk: honor CLK_MUX_ROUND_CLOSEST in generic clk muxJerome Brunet
2018-05-25clk: samsung: exynos3250: Fix PLL ratesAndrzej Hajda
2018-05-25clk: samsung: exynos5250: Fix PLL ratesAndrzej Hajda
2018-05-25clk: samsung: exynos5433: Fix PLL ratesAndrzej Hajda
2018-05-25clk: samsung: exynos5260: Fix PLL ratesAndrzej Hajda
2018-05-25clk: samsung: exynos7: Fix PLL ratesAndrzej Hajda
2018-05-25clk: samsung: s3c2410: Fix PLL ratesAndrzej Hajda
2018-05-25clk: rockchip: Prevent calculating mmc phase if clock rate is zeroShawn Lin
2018-05-25clk: tegra: Fix pll_u rate configurationMarcel Ziswiler
2018-05-25clk: hisilicon: mark wdt_mux_p[] as constArnd Bergmann
2018-05-25clk: Don't show the incorrect clock phaseShawn Lin
2018-05-25clk: rockchip: Fix wrong parent for SDMMC phase clock for rk3228Shawn Lin
2018-04-24clk: bcm2835: De-assert/assert PLL reset signal when appropriateBoris Brezillon
2018-04-24clk: mediatek: fix PWM clock source by adding a fixed-factor clockSean Wang
2018-04-24clk: fix false-positive Wmaybe-uninitialized warningArnd Bergmann
2018-04-24clk: mvebu: armada-38x: add support for missing clocksRichard Genoud
2018-04-12clk: sunxi-ng: a83t: Add M divider to TCON1 clockJernej Škrabec
2018-04-12clk: divider: fix incorrect usage of container_ofJerome Brunet
2018-04-12clk: meson: mpll: use 64-bit maths in params_from_rateMartin Blumenstingl
2018-03-28clk: sunxi-ng: a31: Fix CLK_OUT_* clock opsChen-Yu Tsai
2018-03-28clk: bcm2835: Protect sections updating shared registersBoris Brezillon
2018-03-28clk: bcm2835: Fix ana->maskX definitionsBoris Brezillon
2018-03-24clk: migrate the count of orphaned clocks at initJerome Brunet
2018-03-24clk: si5351: Rename internal plls to avoid name collisionsSergej Sawazki
2018-03-24clk: axi-clkgen: Correctly handle nocount bit in recalc_rate()Lars-Peter Clausen
2018-03-24clk: Don't touch hardware when reparenting during registrationStephen Boyd
2018-03-24clk: at91: pmc: Wait for clocks when resumingRomain Izard
2018-03-19clk: qcom: msm8916: fix mnd_width for codec_digcodecSrinivas Kandagatla
2018-03-19clk: meson: gxbb: fix wrong clock for SARADC/SANAYixun Lan
2017-12-29clk: sunxi: sun9i-mmc: Implement reset callback for reset controlsChen-Yu Tsai
2017-12-25clk: sunxi-ng: sun6i: Rename HDMI DDC clock to avoid name collisionChen-Yu Tsai
2017-12-25clk: sunxi-ng: sun5i: Fix bit offset of audio PLL post-dividerChen-Yu Tsai
2017-12-25clk: sunxi-ng: nm: Check if requested rate is supported by fractional clockChen-Yu Tsai
2017-12-20clk: tegra: Fix cclk_lp divisor registerMichał Mirosław
2017-12-20clk: tegra: Use readl_relaxed_poll_timeout_atomic() in tegra210_clock_init()Nicolin Chen
2017-12-20clk: hi6220: mark clock cs_atb_syspll as criticalLeo Yan
2017-12-20clk: imx6: refine hdmi_isfr's parent to make HDMI work on i.MX6 SoCs w/o VPUSébastien Szymanski
2017-12-20clk: imx: imx7d: Fix parent clock for OCRAM_CLKAdriana Reus
2017-12-20clk: mediatek: add the option for determining PLL source clockChen Zhong
2017-12-14clk: hi3660: fix incorrect uart3 clock freqencyZhong Kaihua
2017-12-14clk: uniphier: fix DAPLL2 clock rate of Pro5Masahiro Yamada
2017-12-14clk: qcom: common: fix legacy board-clock registrationJohan Hovold
2017-12-14clk: sunxi-ng: a83t: Fix i2c buses bitsMylene JOSSERAND
2017-12-14clk: stm32h7: fix test of clock configGabriel Fernandez
2017-11-30clk: ti: dra7-atl-clock: fix child-node lookupsJohan Hovold
2017-11-03Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds
2017-11-03Update MIPS email addressesPaul Burton