aboutsummaryrefslogtreecommitdiffstats
AgeCommit message (Expand)Author
2016-01-22Merge branch 'standard/base' into standard/preempt-rt/basestandard/preempt-rt/baseBruce Ashfield
2016-01-22KEYS: Fix crash when attempt to garbage collect an uninstantiated keyringstandard/tiny/common-pcstandard/tiny/basestandard/qemuarm64standard/edgerouterstandard/common-pc-64/rangeleystandard/common-pc-64/basestandard/common-pcstandard/ckstandard/beaglebonestandard/baseDavid Howells
2016-01-20Merge branch 'standard/base' into standard/preempt-rt/baseBruce Ashfield
2016-01-20KEYS: Fix keyring ref leak in join_session_keyring()Yevgeny Pats
2015-10-22Omit to optimize vsprintf.c/kasprintf.cJianchuan Wang
2015-06-04Merge branch 'standard/base' into standard/preempt-rt/baseBruce Ashfield
2015-06-04drm/i915: Reset CSB read pointer in ring initThomas Daniel
2015-06-04drm/i915/bdw: Enable execlists by default where supportedThomas Daniel
2015-06-01Merge branch 'standard/base' into standard/preempt-rt/baseBruce Ashfield
2015-06-01fs: aufs: fix a build error for archs which doesn't support MUTEX_SPIN_ON_OWNERKevin Hao
2015-06-01fs: yaffs2: kill f_dentry usesKevin Hao
2015-05-22Merge branch 'standard/base' into standard/preempt-rt/baseBruce Ashfield
2015-05-22intel_idle: Add support for the Airmont Core in the Cherrytrail and Braswell ...Len Brown
2015-05-22intel_idle: Update support for Silvermont Core in Baytrail SOCLen Brown
2015-05-22intel_idle: Add ->enter_freeze callbacksRafael J. Wysocki
2015-05-22intel_idle: support additional Broadwell modelLen Brown
2015-05-22PM / sleep: Make it possible to quiesce timers during suspend-to-idleRafael J. Wysocki
2015-05-22PM / sleep: Re-implement suspend-to-idle handlingRafael J. Wysocki
2015-05-21Merge branch 'standard/base' into standard/preempt-rt/baseBruce Ashfield
2015-05-21drm/i915: New offset for reading frequencies on CHV.Deepak S
2015-05-21drm/i915/chv: Populate total EU count on CherryviewDeepak S
2015-05-19Merge branch 'standard/base' into standard/preempt-rt/baseBruce Ashfield
2015-05-19arm64: psci: move psci firmware calls out of lineWill Deacon
2015-05-15Merge branch 'standard/base' into standard/preempt-rt/baseBruce Ashfield
2015-05-15drm/i915: Only wait for required lanes in vlv_wait_port_ready()Ville Syrjälä
2015-05-15Revert "drm/i915: Hack to tie both common lanes together on chv"Ville Syrjälä
2015-05-15drm/i915: Work around DISPLAY_PHY_CONTROL register corruption on CHVVille Syrjälä
2015-05-15drm/i915: Implement chv display PHY lane stagger setupVille Syrjälä
2015-05-11Merge branch 'standard/base' into standard/preempt-rt/baseBruce Ashfield
2015-05-06drm/i915/chv: Remove DPIO force latency causing interpair skew issueClint Taylor
2015-05-06drm/i915: Fix chv cdclk supportVille Syrjälä
2015-05-06drm/i915: Increase the range of sideband address.Deepak S
2015-05-06drm/i915: Disable DDR DVFS on CHVVille Syrjälä
2015-05-06drm/i915: Enable the maxfifo PM5 mode when appropriate on CHVVille Syrjälä
2015-05-06drm/i915: Program PFI credits for VLVVidya Srinivas
2015-05-06drm/i915: Rewrite VLV/CHV watermark codeVille Syrjälä
2015-05-06drm/i915: Make sure PND deadline mode is enabled on VLV/CHVVille Syrjälä
2015-05-06drm/i915: Read out display FIFO size on VLV/CHVVille Syrjälä
2015-05-06drm/i915: Pass plane to vlv_compute_drain_latency()Ville Syrjälä
2015-05-06drm/i915: Reorganize VLV DDL setupVille Syrjälä
2015-05-06drm/i915: Hide VLV DDL precision handlingVille Syrjälä
2015-05-06drm/i915: Simplify VLV drain latency computationVille Syrjälä
2015-05-06drm/i915: Kill DRAIN_LATENCY_PRECISION_* definesVille Syrjälä
2015-05-06drm/i915: Reduce CHV DDL multiplier to 16/8Ville Syrjälä
2015-05-06drm/i915: Allow pixel clock up to 95% of cdclk on CHVVille Syrjälä
2015-05-06drm/i915: Reduce CHV DPLL min vco frequency to 4.8 GHzVille Syrjälä
2015-05-05Merge branch 'standard/base' into standard/preempt-rt/baseBruce Ashfield
2015-05-05Revert "intel_idle: Add support for the Airmont Core in the Cherrytrail and B...Bruce Ashfield
2015-05-05Revert "dmaengine: dw: Split device_control"Bruce Ashfield
2015-05-05Revert "dmaengine: dw: provide DMA capabilities"Bruce Ashfield