aboutsummaryrefslogtreecommitdiffstats
path: root/recipes-kernel/linux/linux-zynqmp-mainline/0001-ARM64-Add-new-Xilinx-ZynqMP-SoC.patch
diff options
context:
space:
mode:
Diffstat (limited to 'recipes-kernel/linux/linux-zynqmp-mainline/0001-ARM64-Add-new-Xilinx-ZynqMP-SoC.patch')
-rw-r--r--recipes-kernel/linux/linux-zynqmp-mainline/0001-ARM64-Add-new-Xilinx-ZynqMP-SoC.patch436
1 files changed, 0 insertions, 436 deletions
diff --git a/recipes-kernel/linux/linux-zynqmp-mainline/0001-ARM64-Add-new-Xilinx-ZynqMP-SoC.patch b/recipes-kernel/linux/linux-zynqmp-mainline/0001-ARM64-Add-new-Xilinx-ZynqMP-SoC.patch
deleted file mode 100644
index 9aed3963..00000000
--- a/recipes-kernel/linux/linux-zynqmp-mainline/0001-ARM64-Add-new-Xilinx-ZynqMP-SoC.patch
+++ /dev/null
@@ -1,436 +0,0 @@
-From a8de57243f95b3b2a5f858d416b084abb7049445 Mon Sep 17 00:00:00 2001
-From: Michal Simek <michal.simek@xilinx.com>
-Date: Wed, 11 Feb 2015 14:37:23 +0100
-Subject: [PATCH 1/7] ARM64: Add new Xilinx ZynqMP SoC
-MIME-Version: 1.0
-Content-Type: text/plain; charset=UTF-8
-Content-Transfer-Encoding: 8bit
-
-Initial version of device tree for Xilinx ZynqMP SoC.
-
-Signed-off-by: Michal Simek <michal.simek@xilinx.com>
-Acked-by: Sören Brinkmann <soren.brinkmann@xilinx.com>
----
- arch/arm64/Kconfig | 5 +
- arch/arm64/boot/dts/Makefile | 1 +
- arch/arm64/boot/dts/xilinx/Makefile | 5 +
- arch/arm64/boot/dts/xilinx/zynqmp-ep108.dts | 46 +++++
- arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 301 ++++++++++++++++++++++++++++
- arch/arm64/configs/defconfig | 1 +
- 6 files changed, 359 insertions(+)
- create mode 100644 arch/arm64/boot/dts/xilinx/Makefile
- create mode 100644 arch/arm64/boot/dts/xilinx/zynqmp-ep108.dts
- create mode 100644 arch/arm64/boot/dts/xilinx/zynqmp.dtsi
-
-diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
-index b1f9a20..fd103ed 100644
---- a/arch/arm64/Kconfig
-+++ b/arch/arm64/Kconfig
-@@ -173,6 +173,11 @@ config ARCH_XGENE
- help
- This enables support for AppliedMicro X-Gene SOC Family
-
-+config ARCH_ZYNQMP
-+ bool "Xilinx Zynq MP SOC Family"
-+ help
-+ This enables support for Xilinx Zynq MP SOC Family
-+
- endmenu
-
- menu "Bus support"
-diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile
-index c62b0f4..9470c79 100644
---- a/arch/arm64/boot/dts/Makefile
-+++ b/arch/arm64/boot/dts/Makefile
-@@ -2,5 +2,6 @@ dts-dirs += amd
- dts-dirs += apm
- dts-dirs += arm
- dts-dirs += cavium
-+dts-dirs += xilinx
-
- subdir-y := $(dts-dirs)
-diff --git a/arch/arm64/boot/dts/xilinx/Makefile b/arch/arm64/boot/dts/xilinx/Makefile
-new file mode 100644
-index 0000000..ae16427
---- /dev/null
-+++ b/arch/arm64/boot/dts/xilinx/Makefile
-@@ -0,0 +1,5 @@
-+dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-ep108.dtb
-+
-+always := $(dtb-y)
-+subdir-y := $(dts-dirs)
-+clean-files := *.dtb
-diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-ep108.dts b/arch/arm64/boot/dts/xilinx/zynqmp-ep108.dts
-new file mode 100644
-index 0000000..121a47f
---- /dev/null
-+++ b/arch/arm64/boot/dts/xilinx/zynqmp-ep108.dts
-@@ -0,0 +1,46 @@
-+/*
-+ * dts file for Xilinx ZynqMP ep108 development board
-+ *
-+ * (c) Copyright 2014 - 2015, Xilinx, Inc.
-+ *
-+ * This program is free software; you can redistribute it and/or
-+ * modify it under the terms of the GNU General Public License as
-+ * published by the Free Software Foundation; either version 2 of
-+ * the License, or (at your option) any later version.
-+ */
-+
-+/dts-v1/;
-+
-+/include/ "zynqmp.dtsi"
-+
-+/ {
-+ model = "ZynqMP EP108";
-+
-+ aliases {
-+ serial0 = &uart0;
-+ };
-+
-+ chosen {
-+ stdout-path = "serial0:115200n8";
-+ };
-+
-+ memory {
-+ device_type = "memory";
-+ reg = <0x0 0x0 0x40000000>;
-+ };
-+};
-+
-+&gem0 {
-+ status = "okay";
-+ phy-handle = <&phy0>;
-+ phy-mode = "rgmii-id";
-+ phy0: phy@0{
-+ reg = <0>;
-+ max-speed = <100>;
-+ };
-+};
-+
-+&uart0 {
-+ status = "okay";
-+};
-+
-diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
-new file mode 100644
-index 0000000..d8402fd
---- /dev/null
-+++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
-@@ -0,0 +1,301 @@
-+/*
-+ * dts file for Xilinx ZynqMP
-+ *
-+ * (c) Copyright 2014 - 2015, Xilinx, Inc.
-+ *
-+ * This program is free software; you can redistribute it and/or
-+ * modify it under the terms of the GNU General Public License as
-+ * published by the Free Software Foundation; either version 2 of
-+ * the License, or (at your option) any later version.
-+ */
-+
-+/ {
-+ compatible = "xlnx,zynqmp";
-+ #address-cells = <2>;
-+ #size-cells = <1>;
-+
-+ cpus {
-+ #address-cells = <1>;
-+ #size-cells = <0>;
-+
-+ cpu@0 {
-+ compatible = "arm,cortex-a53", "arm,armv8";
-+ device_type = "cpu";
-+ enable-method = "psci";
-+ reg = <0x0>;
-+ };
-+
-+ cpu@1 {
-+ compatible = "arm,cortex-a53", "arm,armv8";
-+ device_type = "cpu";
-+ enable-method = "psci";
-+ reg = <0x1>;
-+ };
-+
-+ cpu@2 {
-+ compatible = "arm,cortex-a53", "arm,armv8";
-+ device_type = "cpu";
-+ enable-method = "psci";
-+ reg = <0x2>;
-+ };
-+
-+ cpu@3 {
-+ compatible = "arm,cortex-a53", "arm,armv8";
-+ device_type = "cpu";
-+ enable-method = "psci";
-+ reg = <0x3>;
-+ };
-+ };
-+
-+ psci {
-+ compatible = "arm,psci-0.2";
-+ method = "smc";
-+ };
-+
-+ pmu {
-+ compatible = "arm,armv8-pmuv3";
-+ interrupts = <0 143 4>,
-+ <0 144 4>,
-+ <0 145 4>,
-+ <0 146 4>;
-+ };
-+
-+ amba_apu {
-+ compatible = "simple-bus";
-+ #address-cells = <2>;
-+ #size-cells = <1>;
-+ ranges;
-+
-+ timer {
-+ compatible = "arm,armv8-timer";
-+ interrupt-parent = <&gic>;
-+ interrupts = <1 13 0xff01>,
-+ <1 14 0xff01>,
-+ <1 11 0xff01>,
-+ <1 10 0xff01>;
-+ };
-+
-+ gic: interrupt-controller@f9010000 {
-+ compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
-+ #interrupt-cells = <3>;
-+ reg = <0x0 0xf9010000 0x10000>,
-+ <0x0 0xf9020000 0x20000>,
-+ <0x0 0xf9040000 0x20000>,
-+ <0x0 0xf9060000 0x20000>;
-+ interrupt-controller;
-+ };
-+ };
-+
-+ amba {
-+ compatible = "simple-bus";
-+ #address-cells = <2>;
-+ #size-cells = <1>;
-+ ranges;
-+
-+ misc_clk: misc_clk {
-+ compatible = "fixed-clock";
-+ #clock-cells = <0>;
-+ clock-frequency = <25000000>;
-+ };
-+
-+ ttc0: timer@ff110000 {
-+ compatible = "cdns,ttc";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 36 4>, <0 37 4>, <0 38 4>;
-+ reg = <0x0 0xff110000 0x1000>;
-+ clocks = <&misc_clk>;
-+ timer-width = <32>;
-+ };
-+
-+ ttc1: timer@ff120000 {
-+ compatible = "cdns,ttc";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 39 4>, <0 40 4>, <0 41 4>;
-+ reg = <0x0 0xff120000 0x1000>;
-+ clocks = <&misc_clk>;
-+ timer-width = <32>;
-+ };
-+
-+ ttc2: timer@ff130000 {
-+ compatible = "cdns,ttc";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 42 4>, <0 43 4>, <0 44 4>;
-+ reg = <0x0 0xff130000 0x1000>;
-+ clocks = <&misc_clk>;
-+ timer-width = <32>;
-+ };
-+
-+ ttc3: timer@ff140000 {
-+ compatible = "cdns,ttc";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 45 4>, <0 46 4>, <0 47 4>;
-+ reg = <0x0 0xff140000 0x1000>;
-+ clocks = <&misc_clk>;
-+ timer-width = <32>;
-+ };
-+
-+ uart0: serial@ff000000 {
-+ compatible = "cdns,uart-r1p8";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 21 4>;
-+ reg = <0x0 0xff000000 0x1000>;
-+ clock-names = "uart_clk", "pclk";
-+ clocks = <&misc_clk &misc_clk>;
-+ };
-+
-+ uart1: serial@ff010000 {
-+ compatible = "cdns,uart-r1p8";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 22 4>;
-+ reg = <0x0 0xff010000 0x1000>;
-+ clock-names = "uart_clk", "pclk";
-+ clocks = <&misc_clk &misc_clk>;
-+ };
-+
-+ gpio: gpio@ff0a0000 {
-+ compatible = "xlnx,zynq-gpio-1.0";
-+ status = "disabled";
-+ #gpio-cells = <0x2>;
-+ clocks = <&misc_clk>;
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 16 4>;
-+ reg = <0x0 0xff0a0000 0x1000>;
-+ };
-+
-+ gem0: ethernet@ff0b0000 {
-+ compatible = "cdns,gem";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 57 4>;
-+ reg = <0x0 0xff0b0000 0x1000>;
-+ clock-names = "pclk", "hclk", "tx_clk";
-+ clocks = <&misc_clk>, <&misc_clk>, <&misc_clk>;
-+ #address-cells = <1>;
-+ #size-cells = <0>;
-+ };
-+
-+ gem1: ethernet@ff0c0000 {
-+ compatible = "cdns,gem";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 59 4>;
-+ reg = <0x0 0xff0c0000 0x1000>;
-+ clock-names = "pclk", "hclk", "tx_clk";
-+ clocks = <&misc_clk>, <&misc_clk>, <&misc_clk>;
-+ #address-cells = <1>;
-+ #size-cells = <0>;
-+ };
-+
-+ gem2: ethernet@ff0d0000 {
-+ compatible = "cdns,gem";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 61 4>;
-+ reg = <0x0 0xff0d0000 0x1000>;
-+ clock-names = "pclk", "hclk", "tx_clk";
-+ clocks = <&misc_clk>, <&misc_clk>, <&misc_clk>;
-+ #address-cells = <1>;
-+ #size-cells = <0>;
-+ };
-+
-+ gem3: ethernet@ff0e0000 {
-+ compatible = "cdns,gem";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 63 4>;
-+ reg = <0x0 0xff0e0000 0x1000>;
-+ clock-names = "pclk", "hclk", "tx_clk";
-+ clocks = <&misc_clk>, <&misc_clk>, <&misc_clk>;
-+ #address-cells = <1>;
-+ #size-cells = <0>;
-+ };
-+
-+ spi0: spi@ff040000 {
-+ compatible = "cdns,spi-r1p6";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 19 4>;
-+ reg = <0x0 0xff040000 0x1000>;
-+ clock-names = "ref_clk", "pclk";
-+ clocks = <&misc_clk &misc_clk>;
-+ #address-cells = <1>;
-+ #size-cells = <0>;
-+ };
-+
-+ spi1: spi@ff050000 {
-+ compatible = "cdns,spi-r1p6";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 20 4>;
-+ reg = <0x0 0xff050000 0x1000>;
-+ clock-names = "ref_clk", "pclk";
-+ clocks = <&misc_clk &misc_clk>;
-+ #address-cells = <1>;
-+ #size-cells = <0>;
-+ };
-+
-+ i2c_clk: i2c_clk {
-+ compatible = "fixed-clock";
-+ #clock-cells = <0x0>;
-+ clock-frequency = <111111111>;
-+ };
-+
-+ i2c0: i2c@ff020000 {
-+ compatible = "cdns,i2c-r1p10";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 17 4>;
-+ reg = <0x0 0xff020000 0x1000>;
-+ clocks = <&i2c_clk>;
-+ #address-cells = <1>;
-+ #size-cells = <0>;
-+ };
-+
-+ i2c1: i2c@ff030000 {
-+ compatible = "cdns,i2c-r1p10";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 18 4>;
-+ reg = <0x0 0xff030000 0x1000>;
-+ clocks = <&i2c_clk>;
-+ #address-cells = <1>;
-+ #size-cells = <0>;
-+ };
-+
-+ sdhci0: sdhci@ff160000 {
-+ compatible = "arasan,sdhci-8.9a";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 48 4>;
-+ reg = <0x0 0xff160000 0x1000>;
-+ clock-names = "clk_xin", "clk_ahb";
-+ clocks = <&misc_clk>, <&misc_clk>;
-+ };
-+
-+ sdhci1: sdhci@ff170000 {
-+ compatible = "arasan,sdhci-8.9a";
-+ status = "disabled";
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 49 4>;
-+ reg = <0x0 0xff170000 0x1000>;
-+ clock-names = "clk_xin", "clk_ahb";
-+ clocks = <&misc_clk>, <&misc_clk>;
-+ };
-+
-+ watchdog0: watchdog@fd4d0000 {
-+ compatible = "cdns,wdt-r1p2";
-+ status = "disabled";
-+ clocks= <&misc_clk>;
-+ interrupt-parent = <&gic>;
-+ interrupts = <0 52 1>;
-+ reg = <0x0 0xfd4d0000 0x1000>;
-+ timeout-sec = <10>;
-+ };
-+ };
-+};
-diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
-index 5376d90..d1b5da8 100644
---- a/arch/arm64/configs/defconfig
-+++ b/arch/arm64/configs/defconfig
-@@ -34,6 +34,7 @@ CONFIG_MODULE_UNLOAD=y
- CONFIG_ARCH_THUNDER=y
- CONFIG_ARCH_VEXPRESS=y
- CONFIG_ARCH_XGENE=y
-+CONFIG_ARCH_ZYNQMP=y
- CONFIG_PCI=y
- CONFIG_PCI_MSI=y
- CONFIG_PCI_XGENE=y
---
-2.1.1
-
generated by cgit 1.2.3-korg (git 2.39.0) at 2024-04-16 21:38:48 +0000