summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorWojciech Zmuda <wojciech.zmuda@huawei.com>2020-12-14 15:14:42 +0000
committerNaveen Saini <naveen.kumar.saini@intel.com>2020-12-16 09:07:43 +0800
commitbc8d845e3822713af128aa2d1640ea0ad795644b (patch)
tree9c7b38219571c9d46679d0ed09ee3672e90dce0d
parent86fcab04568490d758abe624fe775eea43950cf4 (diff)
downloadmeta-zephyr-bc8d845e3822713af128aa2d1640ea0ad795644b.tar.gz
meta-zephyr-bc8d845e3822713af128aa2d1640ea0ad795644b.tar.bz2
meta-zephyr-bc8d845e3822713af128aa2d1640ea0ad795644b.zip
conf: machine: add 96boards Avenger96 support
The board is based on STMicro STM32MP157AAC 2xCortex-A7+2xCortex-M4 system-on-chip. Add STM32MP1 family machine config. STM32MP1 support depends on STM32 HAL and OpenAMP for inter-core communication. This change has been verified with zephyr-philosophers and zephyr-shell sample applications on by loading Zephyr image to Cortex-M4 core from Linux using remoteproc framework. Signed-off-by: Wojciech Zmuda <wojciech.zmuda@huawei.com> Signed-off-by: Naveen Saini <naveen.kumar.saini@intel.com>
-rw-r--r--conf/machine/96b-avenger96.conf8
-rw-r--r--conf/machine/include/stm32mp1-cortex-m4.inc11
2 files changed, 19 insertions, 0 deletions
diff --git a/conf/machine/96b-avenger96.conf b/conf/machine/96b-avenger96.conf
new file mode 100644
index 0000000..7bcfb4a
--- /dev/null
+++ b/conf/machine/96b-avenger96.conf
@@ -0,0 +1,8 @@
+#@TYPE: Machine
+#@NAME: 96b_avenger96
+
+#@DESCRIPTION: Machine configuration for 96Boards Avenger96 Board.
+
+require conf/machine/include/stm32mp1-cortex-m4.inc
+
+ARCH_96b-avenger96 = "arm"
diff --git a/conf/machine/include/stm32mp1-cortex-m4.inc b/conf/machine/include/stm32mp1-cortex-m4.inc
new file mode 100644
index 0000000..b82b02d
--- /dev/null
+++ b/conf/machine/include/stm32mp1-cortex-m4.inc
@@ -0,0 +1,11 @@
+#@TYPE: Machine
+#@NAME: stm32mp1-cortex-m4
+
+#@DESCRIPTION: Machine configuration for Cortex-M4 core of STMicroelectronics STM32MP1 SoC.
+
+require conf/machine/include/tune-cortexm4.inc
+
+# Include OpenAMP for communication with Cortex-A7 core of the SoC
+MACHINEOVERRIDES =. "stm32:openamp:"
+
+TUNE_FEATURES = "armv7m cortexm4"