aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorVineeth Chowdary Karumanchi <vineethchowz.chowdary@xilinx.com>2018-01-23 19:04:02 +0530
committerManjukumar Matha <manjukumar.harthikote-matha@xilinx.com>2018-06-11 23:56:26 -0700
commita84a72c116a07caea1b59bf1f1df0463da8124aa (patch)
treea0639ff09454adf1756fb5d35bdbd3128ea7160e
parent7a20ab25f857f20aa7456dffafc6ac4bb982aafe (diff)
downloadmeta-xilinx-a84a72c116a07caea1b59bf1f1df0463da8124aa.tar.gz
meta-xilinx-a84a72c116a07caea1b59bf1f1df0463da8124aa.tar.bz2
meta-xilinx-a84a72c116a07caea1b59bf1f1df0463da8124aa.zip
tune-zynq.inc: Set SOC_VARIANT for zynq devices to 7z
zynq-7000 devices are mainly shipped in 2 variants. https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html#productTable Available SOC_VARIANT's for zynq: "7zs" - Zynq-7000 Single A9 Core "7z" - Zynq-7000 Dual A9 Core This will extend MACHINEOVERRIDES for each device variant as: 7zs --> zynq7zs 7z --> zynq7z This patch sets the default value of SOC_VARIANT to 7z. This can be overriden in machine configuration to match the intended FPGA device. Signed-off-by: Vineeth Chowdary Karumanchi <vineethchowz.chowdary@xilinx.com> Signed-off-by: Manjukumar Matha <manjukumar.harthikote-matha@xilinx.com>
-rw-r--r--meta-xilinx-bsp/conf/machine/include/tune-zynq.inc6
1 files changed, 6 insertions, 0 deletions
diff --git a/meta-xilinx-bsp/conf/machine/include/tune-zynq.inc b/meta-xilinx-bsp/conf/machine/include/tune-zynq.inc
index 19e7341..270e2d9 100644
--- a/meta-xilinx-bsp/conf/machine/include/tune-zynq.inc
+++ b/meta-xilinx-bsp/conf/machine/include/tune-zynq.inc
@@ -1,6 +1,12 @@
DEFAULTTUNE ?= "cortexa9thf-neon"
SOC_FAMILY ?= "zynq"
+# Available SOC_VARIANT's for zynq:
+# 7zs - Zynq-7000 Single A9 Core
+# 7z - Zynq-7000 Dual A9 Core
+
+SOC_VARIANT ?= "7z"
+
require conf/machine/include/tune-cortexa9.inc
require conf/machine/include/soc-family.inc