aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux-4.19/linux-yocto-4.19.8/0042-drm-amdgpu-add-system-interrupt-register-offset-head.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux-4.19/linux-yocto-4.19.8/0042-drm-amdgpu-add-system-interrupt-register-offset-head.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux-4.19/linux-yocto-4.19.8/0042-drm-amdgpu-add-system-interrupt-register-offset-head.patch31
1 files changed, 31 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux-4.19/linux-yocto-4.19.8/0042-drm-amdgpu-add-system-interrupt-register-offset-head.patch b/meta-amd-bsp/recipes-kernel/linux-4.19/linux-yocto-4.19.8/0042-drm-amdgpu-add-system-interrupt-register-offset-head.patch
new file mode 100644
index 00000000..c851066e
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux-4.19/linux-yocto-4.19.8/0042-drm-amdgpu-add-system-interrupt-register-offset-head.patch
@@ -0,0 +1,31 @@
+From 6b022384b19c92824f2efa7bc2c30b0c33a92a1b Mon Sep 17 00:00:00 2001
+From: Boyuan Zhang <boyuan.zhang@amd.com>
+Date: Wed, 18 Jul 2018 16:13:29 -0400
+Subject: [PATCH 0042/2940] drm/amdgpu: add system interrupt register offset
+ header
+
+Add new register offset for enabling system interrupt.
+
+Signed-off-by: Boyuan Zhang <boyuan.zhang@amd.com>
+Acked-by: Leo Liu <leo.liu at amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h | 2 ++
+ 1 file changed, 2 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h b/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h
+index fe0cbaade3c3..216a401028de 100644
+--- a/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h
++++ b/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h
+@@ -307,6 +307,8 @@
+ #define mmUVD_LMI_CTRL2_BASE_IDX 1
+ #define mmUVD_MASTINT_EN 0x0540
+ #define mmUVD_MASTINT_EN_BASE_IDX 1
++#define mmUVD_SYS_INT_EN 0x0541
++#define mmUVD_SYS_INT_EN_BASE_IDX 1
+ #define mmJPEG_CGC_CTRL 0x0565
+ #define mmJPEG_CGC_CTRL_BASE_IDX 1
+ #define mmUVD_LMI_CTRL 0x0566
+--
+2.17.1
+